Welcome to Seekchip.com    HOME
   Current position: Home > Shortcut to F > F20 Series > F20LC30


You can fill in the blank to send your urgent purchasing info,so that the suppliers will get to you soon. Note: * are required!
*  Part Number *  Quantity
*  Business Location *  Email

F20LC30 More Information

Pack: 06+
D/C: TO-220


The Am79C988A Quad Integrated Ethernet Transceiver (QuIET) device consists of four independent 10BASE-T transceivers which are compliant with the IEEE 802.3 Section 14 (Medium Attachment Unit for 10BASE-T Cabling) standard. When combined with AMD's Integrated Multiport Repeater 2 (IMR2™) chip, the QuIET device provides a system-level solution to designing a managed 10BASE-T repeater.
 F20LC30 PDF Download


File Size:37495 KB


The F20LC30 executes a read cycle whenever WE (write enable) is inactive (high) and CE (chip enable) is active (low). The unique address specified by the 19 address inputs (A0CA18) defines which of the 512k bytes of data is to be accessed. Valid data will be available to the eight data-output drivers within tACC (access time) after the last address input signal is stable, providing that CE and OE (output enable) access times and states are also satisfied. If OE and CE access times are not satisfied, then data access must be measured from the later occurring signal ( CE or OE ) and the limiting parameter is either tCO for CE or tOE for OE , rather than address access.


When both the TRANS_EN bit (Clause 22 Address 10h in Table 3-15 or Clause 45 Address C001h in Table 3-33) and the AKR_EN bit (Clause 22 Address 1Dh in Table 3-28 or Clause 45 Address C001h in Table 3-33) are set to 1, or when the XAUI_EN bit is set, the IDLE character data pattern will be sequenced into /A/, /K/, and /R/ codes (IEEE 802.3ae-2002 specified). Alternatively, if neither of the AKR_EN or XAUI_EN bits are set, the XGMII IDLE and the /K/ code will both be transmitted as the XAUI /K/ code, and the /A/ and /R/ control codes will be transmitted as XAUI /A/ and /R/ codes respectively. The 8b/10b encoding patterns are described in Table 3-1. For valid operation, the XGMII and XAUI Lane 0 signals should be connected to the F20LC30 Channel A pins.

Related Models

Parr number/PDF Mfg Pack D/C Descrpion Parr number/PDF Mfg Pack D/C Descrpion
 F2008H This device is fully specifi  F2004 POLYFET (LX)high-frequency Dual center tap Schottky bar
 F200-F-22DSG The FM811 has an active low R  F2008-12 N/A DIP 07+ 5. Output clip detection func
 F200-M-22DSGW(5.2) In all modes, the output clo  F2021 POLYFET (LX)high-frequency Memory D Up To 32kB Flash Me

F20LC30 Suppliers

Part Number Mfg Pack D/C Qty Description Inquiry
F20LC30 TO-220 TO-220 06+ 5000
F2001 TO-63S 50
F2001 TO-63S TO-63S 9
F2001 07+ 07+ SMD 30
F2001 07+ 07+ TO-63S 495 STOCK
F2001 06+ 06+ TSSOP14 97 ,
F2001 N/A N/A 00+ 13
F2001 04+ 04+ FAI 12
F2001 2008 13
F2001 06+ 06+ SOP14 41
Quick search: 0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ALL
About Seekchip- Services - Comments - Contact us - Links - Map

© 2008 China Electronics Market,License 浙ICP备10014259号-9