Welcome to Seekchip.com    HOME
   Current position: Home > Shortcut to G > G4P Series > G4PC50U

G4PC50U

You can fill in the blank to send your urgent purchasing info,so that the suppliers will get to you soon. Note: * are required!
*  Part Number *  Quantity
*  Business Location *  Email
Description 
 
 

G4PC50U More Information

Mfg: IR
Pack: TO-247
D/C: 05+

Description

  Typicals represent average readings at 25C, VDD = 5 V.   Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper   positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. 3NL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. VA = VDD and VB = 0 V. 4DNL specification limits of 1 LSB maximum are guaranteed monotonic operating conditions. 5Resistor Terminals A, B, W have no limitations on polarity with respect to each other. 6Guaranteed by design and not subject to production test. 7PDISS is calculated from (IDD VDD). CMOS logic level inputs result in minimum power dissipation. 8Bandwidth, noise, and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest   bandwidth. The highest R value results in the minimum overall power consumption. 9All dynamic characteristics use VDD = V. 10All input control voltages are specified with tR = tF = 1 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V. Switching characteristics are measured using   VDD = 5 V.
 G4PC50U PDF Download

G4PC50U PDF

File Size:507050 KB

Applications

Settling Time, tS C The time required by the device, after tPO, and after a valid magnetic signal has been applied, to provide proper output transitions. Settling time is a function of magnetic offset, offset polarity, signal phase, signal frequency, and signal amplitude.
 

Features

The G4PC50U microcontroller embeds 136K bytes of internal SRAM. The internal memory is directly connected to the 32-bit data bus and is single-cycle accessible. This provides maximum performance of 36 MIPS at 40 MHz by using the ARM instruction set of the processor, minimizing system power consumption and improving on the perfor- mance of separate memory solutions.

Related Models

Parr number/PDF Mfg Pack D/C Descrpion Parr number/PDF Mfg Pack D/C Descrpion
 G4PC20UD IR TO-220 4.1 This Agreement is effect  G4PC40UD IR TO-3P 05+ The LPS input is considered
 G4PC20UD IR TO-220 4.1 This Agreement is effect  G4PC40F IR TO-3P Note 3: The Absolute Maximum
 G4P8M Lead free product Leadless c  G4PC50 Notes : 1. A Refriggerable on

G4PC50U Suppliers

Part Number Mfg Pack D/C Qty Description Inquiry
G4PC50U 04+ 05+ 04+ 05+ 356
G4PC50U 33563
G4PC50U 10000
G4PC50U TO3P 500 Delivery
G4PC50U 06+ 300
G4PC50U 05+ 05+ TO-247 38000 New in orginal, stock offer.
G4P109 2004+ 2004+ 模块-72 7 New & Original/stock
G4P109-ILF 07+ 07+ 500 STOCK
G4P109LF 07+ 07+ 500 STOCK
G4P109NLF 07+ 07+ 500 STOCK
Quick search: 0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ALL
About Seekchip- Services - Comments - Contact us - Links - Map

© 2008 China Electronics Market,License 浙ICP备10014259号-9

网监局网监局网监局