1N1 series:1N10/1N100/1N1005 Price|Datasheet pdf down.

Welcome to Seekchip.com

Current position: Home > Shortcut to 1 > 1N1 Series

† Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.
• Two Channel Quadrature Output with Optional Index Pulse • Quick and Easy Assembly • No Signal Adjustment Required • External Mounting Ears Available • Low Cost • Resolutions Up to 1024 Counts Per Revolution • Small Size • -40C to 100C Operating Temperature • TTL Compatible • Single 5 V Supply
The HY64UD16322M is a 32Mbit 1T/1C SRAM featured by high-speed operation and super low power consumption. The HY64UD16322M adopts one transistor memory cell and is organized as 2,097,152 words by 16bits. The HY64UD16322M operates in the extended range of temperature and supports a wide operating voltage range. The HY64UD16322M also supports the deep power down mode for a super low standby current. The HY64UD16322M delivers the high-density low power SRAM capability to the high-speed low power system.

Parr number/PDF	Mfg	Pack	D/C	Descrpion

1N10 1N10				In addition, the temperature compensation of the
1N100 1N100	DSI		n/a	Refer to Fig. 12 evaluation amplifier assembly d
1N1005 1N1005
1N1008 1N1008				The upper and lower gates are held low until the
1N100A 1N100A				Output Current Output Balance Erro
1N100ATR 1N100ATR				The ISSI IS1N100ATRL is a high-speed, 2,097,152-b
1N1016 1N1016				The AT command AT@Rxx=yy<CR> should be used
1N1082 1N1082	wab		n/a	3.6 Certificate of compliance. For device
1N1084 1N1084				All signals are TTL levels, including programmin
1N1085A 1N1085A				Stresses above those listed under Absolute Maxim
1N1086A 1N1086A	st		n/a	HY57V561620B-I is offering fully synchronous oper
1N1089 1N1089				• VDDQ Power Supply to Support 5V I/O &nbs
1N1093 1N1093				ELECTRICAL CHARACTERISTICS Operating conditions
1N1095 1N1095	DSI		n/a	An inhibit/sync pin is standard on all models of
1N1096 1N1096	DSI		n/a	CELSIUS workstations are equipped with the very
1N10L 1N10L	HAR	CAN		Unicorn II is an evolution of the field-proven a
1N1100 1N1100				A Retriggerable one-shot multivibrator has an ou
1N1108 1N1108				(1) Stresses in excess of those listed above may
1N1111 1N1111	sst		n/a	Backlit Mode (BKLIT=1) operates by using a high
1N1112 1N1112				The LH1532 dual 1 Form A relays are SPST normally
1N1115 1N1115	scn		n/a	The TL594 contains two error amplifiers, an on-c
1N1116 1N1116				Schmitt trigger inputs on Port G MICROWIRE PLUS
1N1117 1N1117				-12V TCK GND TDO VCC VCC INTB- INTD- PRSN
1N1120 1N1120				• Three Terminal Adjustable or Fixed Voltag
1N1124 1N1124				At startup, C2 is charged through the sta
1N1124A 1N1124A				Mark/space ratio for the SCLK input is 40
1N1124AM 1N1124AM				• Robust High Voltage Termination • A
1N1124RA 1N1124RA				Outputs from the GLBs in a Big Fast Megablock ca
1N1125 1N1125				These N-Channel power MOSFETs ar
1N1125A 1N1125A				It is possible to program this family such that t
1N1126 1N1126				The nominal value of the RF choke L1 is 100 nH.
1N1126A 1N1126A				Note 1: The SOIC package used is thermally enhan
1N1127 1N1127				High input-voltage device (absolute maximum ratin
1N1128 1N1128
1N1128RA 1N1128RA
1N1130 1N1130				The AD5620/AD5640/AD5660-1 parts include an inte
1N1131 1N1131				Configuration EPROMs for FLEX Devices Data Sheet
1N1134 1N1134				bootstrap techniques, thus eliminating additiona
1N1137 1N1137				In PCMCIA mode, the serial EEPROM stores the CIS
1N1143A 1N1143A				The RS-232 line driver circuits convert TTL log
1N1144 1N1144
1N1148 1N1148	DSI		n/a	Notes: 1. Standard deviation and typical data a
1N115 1N115	DSI		n/a	Vishay Siliconix maintains worldwide manufacturin
1N117 1N117	BKC	N/A	10	As the beams attached to the central mass
1N118 1N118				Note: 1. Stress greater than those listed under
1N1183 1N1183	IR	DO-5	N/A	Each Peppermint board features a preprogrammed C
1N1183A 1N1183A	IR	DO-5		Please be aware that an important notice concerni
1N1183R 1N1183R	IR	DO-5		Note 2: The typical junction-to-ambient thermal r
1N1183RA 1N1183RA				At startup, C2 is charged through the sta
1N1184 1N1184	IR	DO-5		* Speciﬁcations will vary with foreign st
1N1184A 1N1184A	IR	DO-5		This voltage is compared to a fixed frequency lin
1N1184AR 1N1184AR	IR	DO-5		Serial-test information is conveyed by means of
1N1184JTX 1N1184JTX				SAMPLE CLOCKS DATACLK, SHP, SHD Clock Per
1N1184R 1N1184R	IR	DO-5		2.7V to 3.6V on A-port and 4.5V to 5.5V o
1N1184RA 1N1184RA	rca		n/a	In an M68300 family component, the major functio
1N1185 1N1185	IR	DO-5		Bild / Fig. 8 W3 C - Dr eiphasen -We chselwegsch
1N1185A 1N1185A				Allows Safe Board Insertion and Removal from a L
1N1185R 1N1185R	IR	DO-5		The Infineon single mode ATM transceiver is a si
1N1186 1N1186	IR	DO-5		Notes: 1. For Max. or Min. conditions, use appr
1N1186A 1N1186A	IR	DO-5		Input Voltage Range: 8V to 75V Valle
1N1186JTX 1N1186JTX				PROGRAM MEMORY Program Memory consists of a 2048
1N1186R 1N1186R	IR	DO-5		2) Digitize the modulated signal at a 1MHz rate,
1N1186RA 1N1186RA				− Provide software confirmation of complet
1N1187 1N1187				NOTES (a) For a device surface mounted on 52mm
1N1187A 1N1187A	IR	DO-5		• Square RBSOA • Low Saturation Volt
1N1187R 1N1187R	IR	DO-5		• Synchronous field and EOP detection on re
1N1187RA 1N1187RA				Reading from the device is accomplished by takin
1N1188 1N1188	IR	DO-5		tLOW Low Period of SCL Clock tHIGH High Period o
1N1188A 1N1188A	MOT	DO-5	00+	This IC was developed for use in cordless telepho
1N1188AV2 1N1188AV2				Notes: 1: VC1,VC2, VM12 = 3.3V, TC = 25C, PA is
1N1188R 1N1188R	IR	DO-5		The hardware RESET# pin terminates any operation
1N1188RA 1N1188RA				for Field Programmable Gate Arrays (FPGAs) Casca
1N1189 1N1189	IR	DO-5		International standard packages Lo
1N1189A 1N1189A				The HS function is not suitable for situations i
1N1189AV2 1N1189AV2				To transfect cells in different tissue culture f
1N1189R 1N1189R	IR	DO-5		GENERAL DESCRIPTION The hs2k219 is high s
1N119 1N119				ELECTRICAL CHARACTERISTICS D.C. T amb = C40C to
1N1190 1N1190	IR	DO-5		The MAX1555s CHG is an active-low, open-drain c
1N1190A 1N1190A	IR	DO-5		The output and reset of the integrators is contr
1N1190ASES 1N1190ASES				The voltage at the threshold adjust pin (VTH.A) c
1N1190R 1N1190R	IR	DO-5		1. Stresses greater than those listed under ABSOL
1N1190RA 1N1190RA				ADSC write accesses are initiated when the follow
1N1190RASES 1N1190RASES				Up to 6.384 Gbps throughput 66MHz to 133MHz in
1N1190V2 1N1190V2				Note 1: Absolute maximum ratings are those values
1N1191 1N1191	ASI		8621	Collector-Emitter Voltage (R BE 0 Ω) Col
1N1191A 1N1191A				The TPS6030x charge pumps are voltage quadrupler
1N1191R 1N1191R	S		7716	The TLC372 has internal electrostatic discharge
1N1192 1N1192	Motorola		n/a	The HYM72V16M656H(L)T6 -Series are high speed 3.3
1N1192A 1N1192A	DSI		n/a	A 32-bit demultiplexed and pipelined burst bus
1N1193A 1N1193A				The Serializer transmits serialized data and clo
1N1193R 1N1193R				The MAX8546 operates at 300kHz. The MAX8546 is co
1N1194A 1N1194A				The video encoder is used to encode PC graphics d
1N1195A 1N1195A				Featuring continuous load current ratings
1N1196 1N1196				A decoupling capacitor of 0.01µF must be c
1N1196A 1N1196A	MOT	DO-5	8230	These data selectors/multiplexers contain inver
1N1196AMIX 1N1196AMIX				9. PRESET MEMORY BUTTONS (1, 2, 3, 4, 5, 6) &nbs
1N1196R 1N1196R				CT: For UCC381-3 and UCC381-5 versions, this is t
1N1196RA 1N1196RA				1. Startup includes both the application of a va
1N1196RAMIX 1N1196RAMIX				Second-generation HOTLink® technology AMD
1N1197A 1N1197A				The MB90590/590G series with two FULL-CAN*1 inte
1N1198A 1N1198A	DSI		n/a	The nonlinear transfer characteristics of
1N1198R 1N1198R				*2) Lamp frequency of inverter may produce inter
1N1199 1N1199				Operating Temperature: - 55C to + 85C. (To + 125C
1N1199A 1N1199A	Vishay	D0-4 (DO-203AA)	08+	Input pin of the regulator. Typically a large sto
1N1199R 1N1199R				Internal registers include available charge, tem
1N1199RA 1N1199RA				After a minimum wait of 250 ns (5V operation) fr
1N1199RB 1N1199RB				To allow for dc coupling to ADCs, its unique out
1N120 1N120				Figure 2 is a block diagram of the 64/72Mbit Dir
1N1200 1N1200		DO-4		† Typical values are at VCC = 5 V, TA = 25
1N1200A 1N1200A	Vishay	D0-4 (DO-203AA)	08+
1N1200AMIX 1N1200AMIX				In order to saturate the power switch and reduce
1N1200AR 1N1200AR			750	The EasyVoiceTM has a built-in RC oscillator whi
1N1200B 1N1200B	DSI		n/a	The bit rate for data transmitted by the chip, e
1N1200RA 1N1200RA	DSI		n/a	Figure 2 combines the MAX6160 with the MAX5462 (a
1N1201 1N1201				When calculating synchronous frequencies, use tS1
1N1201A 1N1201A	Vishay	D0-4 (DO-203AA)	08+	A high on the Latch Enable input will cause the
1N1201R 1N1201R				The Hyundai HYM72V64736AT8 Series are 64Mx72bits
1N1201RA 1N1201RA				The threshold value is established as an offset
1N1202 1N1202	IR	DO-4	N/A	Notes: (1) This is a typical value. For the adju
1N1202A 1N1202A	DSI		n/a	When a negative voltage is applied to pins 8 and
1N1202AJANTXV 1N1202AJANTXV				AEC-Q100† Qualified for Automotive Applica
1N1202AJTX 1N1202AJTX				1. Para cable coaxial 75 Ohm: Basta conectarlo
1N1202AJTXL 1N1202AJTXL				Input Pin for Overvoltage and Undervoltage Detec
1N1202AMIX 1N1202AMIX				Each timer has one bidirectional pin and four re
1N1202MIX 1N1202MIX				Total harmonic Distortion Second Order CCIF In
1N1202R 1N1202R				Metal electrodes are deposited onto the green cer
1N1202RA 1N1202RA	DSI		n/a	4.0 amp Input Current - max. 40 dB
1N1202RAMIX 1N1202RAMIX				SingleCEnded EIAC423CA Drivers High Impedance Ou
1N1203 1N1203				† Stresses beyond those listed under absol
1N1203A 1N1203A	DSI		n/a	These EPROMs and OTP PROMs operate from a single
1N1203RA 1N1203RA	S			Pulse triggering occurs at a particular voltage
1N1204 1N1204		DO-4		Thermal Resistance, Junction-to-Case - IGBT The
1N1204A 1N1204A	Vishay	D0-4 (DO-203AA)	08+	DVI Transmitter up to 165MHz DVI low jitter PL
1N1204AJTX 1N1204AJTX				The converter can be disabled to minimize battery
1N1204AR 1N1204AR				Dimensions (Mechanical Data) Important dimensio
1N1204B 1N1204B	DSI		n/a	SMSC's COM20019I is a member of the family of Emb
1N1204RA 1N1204RA				When this pin is grounded, an internal resistor d
1N1204RAMIX 1N1204RAMIX				The A-to-B enable (CEAB) input must be low to e
1N1205 1N1205				5 V Tolerant Inputs TTL Compatible Outputs Hig
1N1205A 1N1205A	Vishay	D0-4 (DO-203AA)	08+	Each CLB contains two flip-flops that can be use
1N1206 1N1206
1N1206A 1N1206A	IR	DO-4	04+	Clock generation Pulse dialing support Overload
1N1206AJTX 1N1206AJTX				8-bit A/D Converter (ADC) with 8 channels Fully
1N1206ASP 1N1206ASP				Signal Processor (DSP): - SM/SMJ320VC33-150 &nb
1N1206B 1N1206B				Under normal operation there are four internal fr
1N1206R 1N1206R				The advanced and highly flexible digital output
1N1206RA 1N1206RA	DSI		n/a	During switching, a MOSFETs source voltage must
1N1206SP 1N1206SP				Note 2: Limits are 100% production tested at TA =
1N120BND 1N120BND	FAIRCHILD		05/06+	For the TPS774xx, the power good terminal (PG) i
1N1217 1N1217				The AC ACT843 bus interface latch is designed to
1N1217A 1N1217A				Note: These are stress ratings only. Stresses ex
1N1217B 1N1217B				AFEU processing begins after this shared session
1N1218 1N1218
1N1218A 1N1218A				Figure 1 shows typical transient duration vs. res
1N1218B 1N1218B				• Internal VCO adjustment free circuit eli
1N1219 1N1219	tec		n/a	The XPLA3 architecture follows a simple timing m
1N1220 1N1220				HY57V12420 is offering fully synchronous operatio
1N1220A 1N1220A				90% Efficiency at 20W Frequency to 600kHz 30W o
1N1220B 1N1220B				the oscillator circuit. The actual amount that c
1N1221 1N1221				If the boot loader revision in the device is prev
1N1222 1N1222				NOTES: 1. Stresses greater than those listed un
1N1222A 1N1222A				• Provides a C2/C1.5 output clock signal w
1N1222B 1N1222B				The CMX866 shares internal register addresses and
1N1222MIXED 1N1222MIXED				The record path of the TLV320AIC32 contains int
1N1224 1N1224				Analog Outputs Full Scale Output Current COMP_V
1N1224B 1N1224B				The simple user interface with classic, analog-s
1N1226 1N1226				Low Current Consumption: IDD < 100 µA R
1N1227B 1N1227B				The necessary decimation and interpolation opera
1N1228B 1N1228B				The MC74AC350/74ACT350 is operationally e
1N1230B 1N1230B				Most of our DC tach generators are housed in al
1N1231 1N1231	wes		n/a	The ISL6310 is a two-phase PWM control IC with in
1N1231B 1N1231B				micropackage. The HCC/HCF4000B, HCC/HCF4001B, HC
1N1232B 1N1232B				These 4-bit magnitude comparators perform compar
1N1233B 1N1233B				• Performance Guaranteed over Full
1N1234B 1N1234B				Notes: (1) ISR-will operate down to no load with
1N1235B 1N1235B				Radio frequency IC for analog cordless telephone
1N1236 1N1236				Guaranteed Low Skew < 25ps (max)
1N1236B 1N1236B				operations and low power and low noise applicat
1N1251 1N1251				n Floating channel designed for bootstrap operat
1N1252 1N1252				This document contains detailed information for
1N1253 1N1253				Dual Channel (LH1501) Isolation test Voltage 3
1N1254 1N1254				Outputs Programmable Power Sharing and Budgetin
1N1255A 1N1255A				The Status operation determines if an Erase or Pr
1N126 1N126	DSI		n/a	NOTE: EP circuits are designed to meet the DC sp
1N127A 1N127A	tfk		n/a
1N128A 1N128A				Three Independent Channels PCI Me
1N1302 1N1302				• Ampelanwendung • Hinterleuchtung
1N1313 1N1313				These analog multiplexers/demultiplexers control
1N1314 1N1314
1N1315 1N1315	sst		n/a	n 2-wire, SMBus 2.0 compliant, serial digital in
1N1341 1N1341				Reduce switching noise on speaten filter effect
1N1341A 1N1341A				Efficient 16-bit 56800E family hybrid controller
1N1341B 1N1341B	DSI		n/a	Hynix HYMD132G725A(L)8M-K/H/L series is Low Profi
1N1341R 1N1341R	W		332	The IS93C56-3 is a low cost 2,048-bit, non-volat
1N1342 1N1342				If high inductance values and low capacitor valu
1N1342A 1N1342A				When the CH7009 is operating as a VGA to TV enco
1N1342B 1N1342B	DSI		n/a	Hynix HYMD264646A(L)8J-J series is unbuffered 184
1N1342BM 1N1342BM				Room = 25C, Full = as determined by the operatin
1N1342BRM 1N1342BRM				A Read Command will interrupt a burst write opera
1N1342R 1N1342R	KRC		8001	The signal-to-noise ratio (S/N) unit detects the
1N1343 1N1343				The HALT command can be used after finishing dat
1N1343A 1N1343A				Care must be taken when attaching this product, w
1N1343B 1N1343B				Vishay Siliconix maintains worldwide manufacturin
1N1344 1N1344				Varistors with flanged leads provide better posi
1N1344A 1N1344A				In nibble interface mode, data is input most-sig
1N1344B 1N1344B	DSI		n/a	The FPM includes an 8B/10B encoder and de
1N1345 1N1345				The K4S280432F / K4S280832F / K4S281632F
1N1345A 1N1345A				This series is designed with discrete diodes for
1N1346 1N1346				There are three ways to terminate the Idle mode.
1N1346A 1N1346A				The 1N1346A is a general-purpose buffer amplifie
1N1346R 1N1346R				The internal one-shot provides an instant respons
1N1347 1N1347				All the benefits of current mode control includi
1N1347A 1N1347A				FIFO status flags monitor the extent to w
1N1348 1N1348				These versatile devices are useful for driving a
1N1348A 1N1348A				• JPEG Codec : max. 5M Pixel • MPEG
1N1348B 1N1348B	DSI		n/a	The MAX8550/MAX8551 integrate a synchronous-buck
1N1348BM 1N1348BM				• No glitch on power-up • Supports hot
1N1351 1N1351				Also added is an anti-rush circuitry, which is u
1N1351R 1N1351R				Reset (active high) - A logic 1 on this pin will
1N1353A 1N1353A				An important feature of the PIM is its simple tim
1N1354 1N1354				With application software such as the Intel LDCM
1N1354RA 1N1354RA				The information contained herein is presented on
1N1355 1N1355				This is an input used by the controller to enabl
1N1356A 1N1356A				Specified for 79C and 112CChannel Loading Excel
1N1357 1N1357				circuit topologies to provide the low insertion l
1N1357A 1N1357A				The SN65176B and SN75176B combine a 3-state diff
1N1357RA 1N1357RA				• XACT Development System runs on 386/486/
1N1358 1N1358				The TMP86FM29 is the high-speed, high-perf
1N1358A 1N1358A				The ispLSI 5000VE Family ranges from 128 macroce
1N1359R 1N1359R				The first step in choosing the right product is
1N1359RA 1N1359RA				Ideal for space critical applications, the LM404
1N1360 1N1360				VREF: The module senses the voltage at this inpu
1N1360A 1N1360A				the improvement in linearity of the transfer cha
1N1360R 1N1360R				Building on experience gained from Virtex FPGAs,
1N1361 1N1361				ed before t AVQV, the data lines will be driven
1N1361A 1N1361A				Duty cycle dimming with a fixed current a
1N1362A 1N1362A				The 6B Series delivers sensor-to-host signal-con
1N1362RA 1N1362RA				Differential output for the synthesizer. LVPECL
1N1363A 1N1363A				The state of the OUT pin is driven by a v
1N1363RA 1N1363RA				The 256/288-Mbit RDRAM devices are extremely hig
1N1364A 1N1364A				Standard packing quantities and other packing da
1N1365RA 1N1365RA				PDISS = (45 / 85) C 45 = 7.95 watts From
1N1366RA 1N1366RA				Turn-On Delay Time Rise Time Turn-Off Delay Tim
1N1367 1N1367				DAC full scale current control. A resistor conne
1N1367A 1N1367A				This device is designed as an alternative to the
1N1367C 1N1367C				Hynix HYMD232726A(L)8J-J series is unbuffered 184
1N1367RA 1N1367RA				Circuit connectivity is as follows: ✔ Li
1N1368A 1N1368A				TMS320C67x and C67x are trademarks of Texas Inst
1N1368R 1N1368R				A low level on the reset (RESET) resets the inte
1N1369 1N1369				NOTES: 1. This parameter is determined by device
1N1369A 1N1369A				Chopper Stabilization is a unique approach used t
1N1369R 1N1369R				3. Multing function (pin(24)) By means of
1N1369RA 1N1369RA				The PCI bus is the main data communication link
1N137 1N137				• High-speed access time: 9, 10, 12, 15 ns
1N1370 1N1370				Stresses above the ratings listed below can caus
1N1370A 1N1370A				Notes: 1. Repetitive Rating : Pulse width limite
1N1370R 1N1370R				VFB (Pin 7): Error Amplifier Inverting Input. The
1N1371A 1N1371A				The stress on Q1 under load is related to the out
1N1372A 1N1372A				Chapter 2, "Address Spaces," describes
1N1372B 1N1372B				PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODE
1N1372R 1N1372R				The perimeter of configurable IOBs provides a pr
1N1373 1N1373				1. The 3rd Byte ID after 90h ID read command is d
1N1373A 1N1373A	DSI		n/a	After the switch-over mode the watchdog operates
1N1373B 1N1373B				Low power, high speed CMOS FLASH technology Ful
1N1373R 1N1373R				POWER GROUND. Terminals 7 through 17 and
1N1373RA 1N1373RA				The HYM72V16M636TU6 Series are 16Mx64bits Synchro
1N1374 1N1374				FEATURES Throughput Rate: 250 kSPS Specified fo
1N1374A 1N1374A	DSI		n/a	The TL34071/2/4 devices are avaliable in standar
1N1375RA 1N1375RA				Retires as many as three instructions per clock
1N1376 1N1376				4) Input thresholds are measured directly betwee
1N140 1N140				Serial programming I2C interface allows changing
1N1400 1N1400				The ADS-930 contains an internal, user-initiated
1N1416 1N1416				Analog Ground Logic output. When low, indicates
1N1422 1N1422				Description Flat Top Package The HLMP-Pxxx Seri
1N1424 1N1424				The Automatic Shut-Off is a safety system which
1N1434 1N1434				This datasheet contains new product information.
1N1435 1N1435
1N1436 1N1436				2. Use only a true open-collector device (prefer
1N1437 1N1437
1N1438 1N1438				Differential amplifiers are somewhat more diffic
1N1440 1N1440				Synchronous operation mode. This function pre- v
1N1444B 1N1444B				Which Allows Mixed-Voltage-Mode Data Communicati
1N145 1N145				The 1N145 is 48-pin LQFP package (9mmX9mm) to mak
1N1450 1N1450				The open-collector outputs are connected to a 28
1N1482 1N1482				The Real-Time Clock keeps track of time with se
1N1484 1N1484				One clock should be held HIGH while counting wit
1N1487 1N1487				The hardware RESET# pin terminates any operation
1N1489 1N1489				Covering the power range from below 25 wa
1N1490 1N1490				!Features 1) Built-in bias resistors enable the
1N1491 1N1491			702	It also provides the non-volatility of Flash wit
1N1492 1N1492	DSI		n/a	Note) 1. Measuring methods are based on JAPANESE
1N1507 1N1507				Protection from overcurrent conditions is provide
1N1509 1N1509				It is possible to connect the Data In and Data O
1N151 1N151				RESET is the master reset input See Reset descri
1N1510A 1N1510A				Collector-Base Breakdown Voltage IC = 10
1N1511 1N1511				The TLC3704C is characterized for operation ove
1N1512 1N1512	nae		n/a	When the GPIO[1] pin is configured as an input,
1N1513 1N1513				NOTES: A. CL includes probe and jig capacitance.
1N1514 1N1514				NOTES: 1. These power consumption characteristic
1N1516 1N1516				Supports PIO mode 4, both at 16.6 Mbytes/second
1N1516A 1N1516A				Complete E1, T1, or J1 line interface unit (LIU)
1N1518A 1N1518A				A token-passing protocol provides predictable res
1N1520 1N1520				- 4-pin serial interface - Key scanning (12x4 ma
1N1521 1N1521				CHRG (Pin 3): Open-Drain Charge Status Output. Wh
1N1522 1N1522				When on, the Status LED indicates that co
1N1522A 1N1522A
1N1524 1N1524				An on-chip Peripheral Data Controller (PDC) tran
1N1524A 1N1524A				1.1 Program Memory Organization The TLC154/155 h
1N1525 1N1525				To limit maximum duty cycle, the internal clock
1N1527 1N1527				CyClocksRT is used to generate P, Q, and divider
1N1528 1N1528				The bq2014 recognizes a valid battery whenever VS
1N1528A 1N1528A				metalized back and with small clip heatsink
1N1530 1N1530				Notes: 6. For I/O ports, Input Leakage Current
1N1530A 1N1530A				In addition to data polling, the W29EE512 provide
1N1537 1N1537				The device is designed to comply with all indust
1N1538 1N1538				Generating A Voltage Output Signal C The 0 to 2
1N1539 1N1539				Indicates to the IA21140AF that access to the bus
1N1540 1N1540				Controller (host) sends a start bit. &nbs
1N1554 1N1554	S		7838	used. The device crystal connections should incl
1N1557 1N1557				The MAX6672/MAX6673 operate from 2.4V to 5.5V wit
1N1576 1N1576				AH,BH,CH - Are the highside logic level digital
1N158 1N158				The 556C/W for the SOTC23 package assumes
1N1581 1N1581			814	Transmit microphone input and the level adjustmen
1N1582 1N1582	DSI		n/a	The LMS1487E is a low power differential bus/lin
1N1583 1N1583	DSI		n/a	The CD40109B-Series types are supplied in 16-lea
1N1584 1N1584				The device includes an 8x digital interpolation
1N1585 1N1585	DSI		n/a	The HT24LC04 is a 4K-bit serial read/write non-vo
1N1585R 1N1585R				Note 2: Limits are 100% production tested at TA =
1N1586 1N1586				International Airport Industrial Park • Mai
1N1587 1N1587	DSI		n/a	BVDSSDrain-to-Source Breakdown Voltage ∆B
1N1589 1N1589				Two data address generators (DAGs) provide addre
1N1589A 1N1589A				† The bus-hold circuit can sink at least t
1N1590 1N1590	DSI		n/a	The 1N1590 transmits data over backplanes or ca
1N1590A 1N1590A				The 1N1590A can operate as a master or a slave, w
1N1590RA 1N1590RA				s Generic processor interface (nonmultiplexed an
1N1591 1N1591				• These high performance, hermetically-sea
1N1591A 1N1591A				Motorola reserves the right to make changes with
1N1592A 1N1592A				The MX841 features a 1.0MHz switching frequency
1N1593A 1N1593A				These quadruple bus transceivers are designed f
1N1593R 1N1593R				Since this issue does not affect operation if th
1N1594 1N1594				The VHC14 is an advanced high speed CMOS Hex Sc
1N1595 1N1595				† Stresses beyond those listed under absol
1N1595R 1N1595R
1N1595RA 1N1595RA				A built-in over-voltage protection (OVP) forces
1N1596 1N1596				Indefinite short circuit protection and overload
1N1596A 1N1596A				Transmit high impedance mode is activated by set
1N1596R 1N1596R				No products described or contained herein are in
1N1597A 1N1597A	DSI		n/a	• High switching capacity 30 A for 1 Form
1N1597RA 1N1597RA				This method of determining odd / even field infor
1N1598A 1N1598A				This formula guarantees that Q2 and Q4 will alwa
1N1599 1N1599				required to perform active and apparent energy m
1N1600 1N1600				NOTE 1. ICC1, ICC3, ICC4 and ICC6 dependent on o
1N1600A 1N1600A				1 For normal continuous operation. A higher Tj is
1N1601 1N1601	ir		n/a	The CD54AC161/3A and CD54ACT161/3A are synchrono
1N1602 1N1602	TRW		7209	The typical luma input is driven by either a low
1N1602A 1N1602A				Providing two banks of four outputs, the PI6C2308
1N1602R 1N1602R				The transmit path interpolation filter provides
1N1602RA 1N1602RA				Description Numeric, Right Hand DP Nume
1N1603 1N1603				CAUTION: These devices are sensitive to e
1N1603A 1N1603A				C Certain signals are logically true at a voltag
1N1604 1N1604				For the ADS-944, offset adjusting is normally ac
1N1604A 1N1604A				To ensure that the tight skew specificatio
1N1605A 1N1605A				DVDD is the power supply for the I/O pins
1N1605RA 1N1605RA				Accesses can be initiated by asserting all three
1N1606 1N1606				OE controls the impedance of the output buffers.
1N1606A 1N1606A				C System Speeds > 100 MHz C Fli
1N1606MIX 1N1606MIX				2. TOLERANCE AND TYPE NUMBER DESIGNATION The type
1N1607 1N1607				Reduce accidents The JTD_ID Indicator fuse impro
1N1607A 1N1607A				3.3V VCC input for card power and/or chip power
1N1608 1N1608				A small low-leakage (<100 nA) MOSFET is recom
1N1608A 1N1608A				Maximum ratings are those values beyond which de
1N1609 1N1609				Included in both the ISAnet evaluation kit and t
1N1609A 1N1609A				The DS1543 is in the write mode whenever WE and
1N1612 1N1612				Information contained in this publication regard
1N1613 1N1613	ses		n/a	The FR families are lines of single-chip microco
1N1613R 1N1613R	SP		620	Notes: 1. The luminous intensity, I v, is measu
1N1614 1N1614	scn		n/a	DC Electrical CharacteristicsOct.22.2002
1N1614JAN 1N1614JAN				The HYM71V63M1601 X-Series are Small Outline Dual
1N1615 1N1615				The A3946 is designed speciﬁcally
1N1615R 1N1615R				The EL4583 extracts timing from video sync in NT
1N1616 1N1616				Each transmit and receive channel contains indep
1N1616R 1N1616R	DSI		n/a	A differential amplifier provides true remote sen
1N1622 1N1622				This device contains circuits to protect its inp
1N1624 1N1624				Via the VCC input an external 5 V voltage regula
1N1625A 1N1625A				OUT (Pin 5): Oscillator Output. This pin can driv
1N1635 1N1635				HT1623 is a peripheral device specially designed
1N1644 1N1644				FUNCTIONAL DESCRIPTION STAND-BY STATE The exter
1N1672 1N1672				NOTES 1Measured at IOUTA, driving a virtual grou
1N1673R 1N1673R				TAOperating free-air temperature−4085
1N1674 1N1674				The device is available with an access time of 5
1N1692 1N1692				Built-in Power Save Circuit Built-in Current L
1N1693 1N1693	DSI		n/a	The charge on the bootstrap capacitor is refreshe
1N1694 1N1694				The ceramic resonator of the stereo decoder PLL
1N1695 1N1695				Freescale Semiconductor has developed a l
1N1696 1N1696				Note 4: Regulation is measured at constant juncti
1N1697 1N1697				No matter how complicated the signals youre deal
1N17 1N17				VOLTAGE OUTPUT versus APPLIED DIFFERENTIAL PRESS
1N1702 1N1702				The information contained herein is the exclusive
1N1708 1N1708				An 8-bit stack pointer (SP) stores addres
1N1709 1N1709				1. Stresses greater than those listed under "
1N1711 1N1711				While line regulation is specified down to 13 vo
1N1732 1N1732	DSI		n/a	The power FETs are protected from inadequate gat
1N1732A 1N1732A				The MC74AC350/74ACT350 is operationally e
1N1733 1N1733	gi		n/a	Selects Burst Order. When tied to GND selects lin
1N1733A 1N1733A				If the state of the selected CAP/MAT signal is 1
1N1734 1N1734				Compliance with draft ANSI X3.302-199x Ultra2 S
1N1734A 1N1734A	DSI		n/a	Note 1: All currents into device are positive; al
1N1740A 1N1740A
1N1748A 1N1748A				† Package drawings, standard packing quant
1N1766 1N1766				The Hitachi HM628100I Series is 8-Mbit static RA
1N1766A 1N1766A				THESE MATERIALS ARE PROVIDED "AS IS" W
1N1767 1N1767				During discharge and charge, the bq2050H monitors
1N1769 1N1769				The EM78860 is an 8-bit RISC type microprocessor
1N1769A 1N1769A				The TMS320C54V90 is used to implement a full-fea
1N1770 1N1770				This family of CMOS analog switches offers low r
1N1772A 1N1772A				The chip is built around an ARM946ES RISC proces
1N1773 1N1773				floppy disk controller is the 82078 core The ser
1N1774A 1N1774A				Vth can be expressed as voltage between ga
1N1775A 1N1775A	DSI		n/a	Series 32000 and TRI-STATE are registered tradem
1N1776A 1N1776A	DSI		n/a	The 3-wire port consists of three signals, RST ,
1N1779 1N1779				Write Control (WC). This input signal is useful
1N1779A 1N1779A				Note 5: Junction-to-ambient thermal resistance is
1N1780 1N1780				The JEDEC low-K (1s) board used to derive this d
1N1782 1N1782				C One Assembly/Test Site, One Fabrication
1N1783 1N1783				Glass passivated high commutation triacs in a
1N1783A 1N1783A				The HT82K628A will respond with ACK, clears its o
1N1783AMIX 1N1783AMIX				CAUTION: These devices are sensitive to e
1N1786 1N1786				8-bit Resolution 500 Msps (min) Sampling Rate P
1N1788 1N1788				The receiver input is normally transformer-couple
1N1788A 1N1788A	Motorola		n/a	On-chip factory firmware supports in-circuit ser
1N1789MIX 1N1789MIX				Sustaining a more acceptable gain with an output
1N1790 1N1790				• Meets PC133 SDRAM Registered DIMM specifi
1N1791 1N1791				• Daylight filter matched to IR Emitters
1N1792 1N1792				Per MIL-STD-202, Method 213, Condition E Per MIL
1N1794 1N1794				Figure 1 shows an application schematic, which d
1N1799 1N1799				MAX 3000A devices contain 32 to 512 macrocells,
1N18 1N18				Voltage Minimum Lamp Load for Flasher Operation:
1N1800 1N1800				1. Measured using a 750 mV source, 50% duty cycle
1N1803 1N1803				tively near distance as shown in Fig. 1, a spot
1N1804A 1N1804A				Designed for overvoltage protection in crowbar c
1N1805 1N1805				Figure 1 shows a simpliﬁed schematic of t
1N1806A 1N1806A				Maximum Recurrent Peak Reverse Voltage Maximum R
1N1806R 1N1806R				RF Integrated Corp. believes the information pro
1N1807 1N1807				The UCC28510 family also features leading-edge m
1N1810A 1N1810A				(5) Nominal capacitance The capacitance is exp
1N1811 1N1811				NOTE: 1. These inputs are normally wired to VDD
1N1812R 1N1812R
1N1814A 1N1814A				CLKAs output originates from the cross point swit
1N1815A 1N1815A				NOTE: 1. The device can be destroyed, if the app
1N1816 1N1816				Continuous Drain Current, VGS @ 10V Continuous
1N1817RA 1N1817RA				gain can be modified when new frequency data is
1N1818C 1N1818C				The MPXM2010 device is a silicon piezoresi
1N1818CA 1N1818CA				Edition 03.99 Published by Infineon Technologies
1N1819 1N1819				NOTES: 1. Dimensions are in inches. &nbs
1N1819CA 1N1819CA				Sixteen-bit serial data output is available (pin
1N1820C 1N1820C				Note 1: The Absolute Maximum Ratings are those va
1N1820CA 1N1820CA				READ: The AT49BV/LV001(N)(T) is accessed like an
1N1822 1N1822				This specification is established by characteriza
1N1822C 1N1822C				The ADSP-21991 has 4K word of on-chip ROM that h
1N1822CA 1N1822CA				I2C is a trademark of Philips Corp. Purchase of
1N1822RA 1N1822RA				The MAX 7000A architecture supports 100% transis
1N1823 1N1823				• Single power supply: 5 V 10% • Ful
1N1823C 1N1823C				The D-Pak is designed for surface mounting using
1N1824A 1N1824A				NOTES: 1. Typical values are at VCC = 5.0V, TA
1N1824C 1N1824C				• Descrambler, based on the super descrambl
1N1825 1N1825				Voltage as Low as 2.7 V Replaces Mechanical Ther
1N1825CA 1N1825CA				DESCRIPTION The M74HC573 is an high speed CMOS
1N1826 1N1826				PWI is connected to the inverting input of the re
1N1826A 1N1826A				roughly 1.25 V, well within the requirement of t
1N1826C 1N1826C
1N1826CA 1N1826CA				• Industrial applications for daisy chaini
1N1827 1N1827				An internal reset circuit generates a reset puls
1N1827C 1N1827C				Command Line - Commands may be strung together i
1N1827CA 1N1827CA				1. Charge qualification 2. Trickle charge, if re
1N1828 1N1828				The HY51V(S)16160HG/HGL is the new generation dyn
1N1828CA 1N1828CA				I/O port with bit-programmable pins; Schmitt5 t
1N1829 1N1829				NOTES: (1) Stresses above these ratings may caus
1N1830 1N1830				I2C uses a two-wire serial interface, comprising
1N1830RA 1N1830RA				After the OTG Host detects one of the above pulsi
1N1831A 1N1831A				The main screen for the NIST TCP Time Client is s
1N1832 1N1832				READ: The AT49BV/LV001(N)(T) is accessed like an
1N1832C 1N1832C				10 to 30 V Operation Undervoltage Lockout 6.25
1N1832CA 1N1832CA				The IC also includes 4 readable input (I1..I4) p
1N1833 1N1833				The temperature is measured by a diffused
1N1833A 1N1833A				Reference Clock 0/Current Multiplier Selection 0:
1N1833C 1N1833C				• Organic EL power supplies • 3.3V to
1N1833CA 1N1833CA				PCI Bus VIO: This pin should be connected to the
1N1835C 1N1835C				1 ms instruction cycle time Fourteen multi-sourc
1N1835CA 1N1835CA				Hynix HYMD264646(L)8-K/H/L series is unbuffered 1
1N1836A 1N1836A				NOTE 1. ICC1, ICC3, ICC4 and ICC6 dependent on o
1N1836C 1N1836C				Control data comes from the data receiver is used
1N1875 1N1875				n Window comparison simplifies design of ACPI &
1N1875A 1N1875A				The pushbutton shown is pressed once on t
1N1876 1N1876				Hardware data protection measures include a low
1N1879 1N1879				• Tri-State-Receiver Output, Weak Pull-up
1N1879A 1N1879A				Notes: (i) Io 1(min) current of 0.1A can be div
1N1880 1N1880				Drain-to-Source Breakdown Voltage-200 Gate Thre
1N1882 1N1882				The block SelectRAM memory resources are 18 Kb o
1N1883A 1N1883A				Please read the EVM Users Guide and, specificall
1N1884A 1N1884A				The Stop Condition initiates an internally timed
1N1885 1N1885				Two data address generators (DAGs) provide addre
1N1885A 1N1885A				2.Controlling dimension: millimeters. 3.Maximum
1N1885B 1N1885B				The two flip-flops have common clock (CK), clock
1N1886 1N1886				The battery cell voltage is sampled every 8 ms b
1N1886A 1N1886A				Full device operation requires linear VCC ramp f
1N1887 1N1887				The Loop Filter is a low-pass filter. This low-pa
1N1887A 1N1887A				Power supply noise and clock output loading are t
1N1888 1N1888				The two resistors shown with asterisks (*
1N1888A 1N1888A				The RMBA19500 is a highly linear Power Amplifier
1N1891 1N1891				A series output switch eliminates the need for e
1N1891AR 1N1891AR				The MAX5236/MAX5237 feature 13.5MHz a 3-wire seri
1N1892 1N1892				The AT88RF256 is an RFID (radio frequency identi
1N1892R 1N1892R				The internal circuit is composed of 2 stages in
1N1892RA 1N1892RA				The S1117 series of positive adjustable and fixe
1N1893 1N1893				Beneficial comments (recommendations, additions,
1N1893A 1N1893A				The Self Refresh allows the user a dynamic refre
1N1893R 1N1893R				Low Battery Detection - An internal reference is
1N1894 1N1894				Dual Channel (LH1501) Isolation test Voltage 3
1N1894R 1N1894R				Miniature,cost-effective switching solution. Mol
1N1895 1N1895				Note : 1. Icc depends on output load condition w
1N1895A 1N1895A				The EL5162 is available in 6-pin SOT-23 and 8-pin
1N1896 1N1896				See SOA curves or consult factory for appropriat
1N1896A 1N1896A				The Am186TMED/EDLV microcontrollers are part of
1N1896R 1N1896R				We could accumulate a running total indefinitely
1N1897 1N1897				The ADM2486 differential bus transceiver is an i
1N1897A 1N1897A				SA/SB/SC Directly connected to the motor, these
1N1898A 1N1898A				Data enable. As defined in the DVI 1.0 specifica
1N1899A 1N1899A				ISB = 10 mA Fully asynchronous and simultaneous
1N1899R 1N1899R				Note 1: Absolute maximum ratings are those values
1N19 1N19				When the external program/data bus is used in 16
1N1900A 1N1900A				The Altera enhanced configuration device is a si
1N1900R 1N1900R				The Forward Biased Safe Operating Area cu
1N1901 1N1901				The design of the Ballast control portion of the
1N1902 1N1902				Analog output. The output signal amplitude is a
1N1902A 1N1902A				20 to 85 MHZ shift clock support 50% duty cycl
1N1902RA 1N1902RA				Differential or single-ended clock input signal.
1N1903A 1N1903A				Note 1: Operating the device beyond parameters wi
1N1904R 1N1904R				♦ Noise Spectral Density = -164dBFS/Hz &n
1N1904RA 1N1904RA				The following specifications apply for AGND = DG
1N1909 1N1909				The VCA2619s VGA section consists of two parts:
1N191 1N191				LSI Logic Corporation reserves the right to make
1N1911 1N1911				For M74HC4020 twelve kind of divided output are
1N1913 1N1913				RST Reset I O A high on this pin for two machine
1N192 1N192				Secondary Reference (Input). This is one of two (
1N1922 1N1922				Erase/write enable (EWEN) Before any device prog
1N1927 1N1927				Write accesses are initiated when the following c
1N192CC 1N192CC				When configured to use the internal demodulator,
1N1933A 1N1933A				Instruction Structure The byte following the ad
1N1937 1N1937				• C40C to +85C operation • 16 to 40
1N1937A 1N1937A				Output IP3 at 100MHz: 47dBm Maximum Output Power
1N1938 1N1938
1N194A 1N194A				Address Inputs: Provide the row address for ACTI
1N1957 1N1957				SUMMARY DESCRIPTION The M29F002B is a 2 Mbit (2
1N1961A 1N1961A				Drain-to-Source Breakdown Voltage Gate Threshol
1N1973 1N1973				o Integrated 16-Bit DAC and 32-Channel SHA with
1N1981A 1N1981A				International Rectifier's MUR.. series are the st
1N1982 1N1982
1N1982A 1N1982A				The ULx2803A/LW and ULx2804A/LW are the s
1N1983 1N1983				resistors, as well as low integral and different
1N1983A 1N1983A				Keyboard Events Wake-up on any key Supports p
1N1984 1N1984				Information in this document is provided solely
1N1984A 1N1984A				This ISOSMARTTM chipset is a pair of integrated
1N1985A 1N1985A				The DS1554 also contains its own power-fail circ
1N1986 1N1986				In all of the above scenarios, the digital outpu
1N1986A 1N1986A				Hardware data protection measures include a low V
1N1987 1N1987				The MAX1973/MAX1974 are constant-frequency 1.4MH
1N1987A 1N1987A				The 1N1987A is a 14-bit 3-MSPS A-to-D converter
1N1988 1N1988				Instruction cycle time of 2 ms for COP912CH and
1N1988A 1N1988A				• 1.8V+0.1V/-0.1V Power Supply. • I/
1N1989 1N1989				The baseband signal can be digitized using Fairc
1N198A 1N198A				In the receive signal path, the RF input is conv
1N198MIX 1N198MIX				Note 6: Parameter measured at trip point of latc
1N1990 1N1990				An additional feature of the OPA502 and OPA512 p
1N1992 1N1992				2.2 Specifications, standards, and handbo
1N1993 1N1993				A fully released data sheet contains neith
1N1994 1N1994				Fully compliant with the Universal Serial Bus Sp
1N1995 1N1995				MAXIMUM RATING Stressing the device above the r
1N1996 1N1996				0.3V, the internal NMOS FET switch turns on and

Quick search: 0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ALL

About Seekchip- Services - Comments - Contact us - Links - Map