Analog Overvoltage input. When OV is pulled above the 1.223V threshold, an overvoltage condition is detected and the GATE pin will be immediately pulled low. The GATE pin will remain low until OV drops below the 1.188V high to low threshold.
The highly integrated switches require no external memory at all, and the use of Reduced Mode interfaces (RGMII and RTBI) simplifies PCB layout to reduce time and cost. Further trimming down system cost is the persistently low power dissipation of the family.
The AP36AF is a surface mountable flip chip resistor that utilizes Ultra Precision Bulk Metal® Z Foil. This product differs from other Vishay Bulk Metal® Foil surface mount devices in as much as it is installed with the foil side facing the PCB providing better power handling capabilities. The Foil element is isolated from the PCB by a protective overcoating. This overcoating plus the overall product design isolates the resistor from handling and installation stresses. The temperature coefficient of resistance (TCR) curve shown below compares the new revolutionary Z Foil with its TCR of < 0.5ppm/C to the original Vishay C Foil. The Bulk Metal® Foil characteristics of excellent long term stability, low noise and availability of tight tolerance are maintained in this Flip Chip configuration. The AP36AF is available in any value within the specified resistance range. The flip chip configuration is more economical for high volume, anolog applications where high precision is required.
The highly integrated switches require no external memory at all, and the use of Reduced Mode interfaces (RGMII and RTBI) simplifies PCB layout to reduce time and cost. Further trimming down system cost is the persistently low power dissipation of the family.
The AP36AF is a surface mountable flip chip resistor that utilizes Ultra Precision Bulk Metal® Z Foil. This product differs from other Vishay Bulk Metal® Foil surface mount devices in as much as it is installed with the foil side facing the PCB providing better power handling capabilities. The Foil element is isolated from the PCB by a protective overcoating. This overcoating plus the overall product design isolates the resistor from handling and installation stresses. The temperature coefficient of resistance (TCR) curve shown below compares the new revolutionary Z Foil with its TCR of < 0.5ppm/C to the original Vishay C Foil. The Bulk Metal® Foil characteristics of excellent long term stability, low noise and availability of tight tolerance are maintained in this Flip Chip configuration. The AP36AF is available in any value within the specified resistance range. The flip chip configuration is more economical for high volume, anolog applications where high precision is required.
| Parr number/PDF | Mfg | Pack | D/C | Descrpion |
AP3001 AP3001  |
Voltage gain Upper cut-off frequency (Fig. 3) | |||
| AP3001S-5.0TRE1 AP3001S-5.0TRE1 |
AAC | 06+ | • Low power consumption (standby) mode &nb | |
| AP3001S-ADJTRE1 AP3001S-ADJTRE1 |
AAC | 06+ | Information at the data (D) inputs meeting the s | |
| AP3001T-5.0E1 AP3001T-5.0E1 |
− Standard Mode IBM PC/XT PC/AT, and PS/2 | |||
| AP3003T-5.0E1 AP3003T-5.0E1 |
64-position digital potentiometer 10 kΩ, 5 | |||
| AP3008 AP3008 |
BCD | 06+ | VCC = Max., OEA = OEB = GND Outputs Toggling at | |
| AP3008KTR-E1 AP3008KTR-E1 |
BCD | SOT23-6 | 06+ | |
| AP3012KTR-E1 AP3012KTR-E1 |
BCD | SOT23-5 | 06+ | Mechanical potentiometer replacement in new desi |
| AP3019KTR-E1 AP3019KTR-E1 |
BCD | 07+ | Testing of the switching parameters is modeled a | |
| AP302D AP302D |
Note 1: Absolute maximum ratings are the extreme | |||
| AP3047EM AP3047EM |
The following table lists the conditions that ca | |||
| AP30G120W AP30G120W |
APEC | 2006 | W83877TF is made to fully comply with MicrosoftTM | |
| AP30-X AP30-X |
This is the feedback pin of the device. The feed | |||
| AP3102 AP3102 |
ACeR | O7+ | • Two processing elements, each made up of | |
| AP3103 AP3103 |
AP | SOP | 06+ | • 100,000 erase/write cycle Enhanced FLASH |
| AP3104G AP3104G |
ACER | In order to conserve power, the OTG Supplement al | ||
| AP3105 AP3105 |
AP | Notes: 1. For codes not listed in the figure ab | ||
| AP3105G AP3105G |
N/A | N/A | N/A | |
| AP3105P AP3105P |
Reliable CMOS with MNOS cell technology 105 eras | |||
| AP3107 AP3107 |
AP | Function External I/O for Timer/Counter | ||
| AP3108 AP3108 |
AP | DIP | Schottky TTL Load Over the Rated Temperatu | |
| AP3108G AP3108G |
ACER | 2007 | ||
| AP3110 AP3110 |
AP | VOLTAGE OUTPUT versus APPLIED DIFFERENTIA | ||
| AP3112 AP3112 |
ACER | A linear voltage regulator can be broken down in | ||
| AP3113 AP3113 |
AP | Note 2: The Absolute Maximum Ratings are those va | ||
| AP3114 AP3114 |
ACER | DIP | An active bias circuit can be implemented if the | |
| AP3114B AP3114B |
DIP | This device is a 6 channel EMI filter arr | ||
| AP3114P AP3114P |
ACeR | O7+ | A 200-kHz push-pull application circuit with a f | |
| AP3115 AP3115 |
N/A | N/A | N/A | Each input module is a single-channel signal con |
| AP3116 AP3116 |
DIP | |||
| AP3118 AP3118 |
Features • High sensitivity (+5dB compared | |||
| AP3118ACER AP3118ACER |
The SC16C2550B is pin compatible with the ST16C2 | |||
| AP3122 AP3122 |
ACER | DIP | 00+ | The Hynix HYM76V8C735HGT8 Series are Dual |
| AP3160J AP3160J |
To summarize, the general approach is to: Determ | |||
| AP316GA AP316GA |
Notes: 5. Distribution data sample size is 500 s | |||
| AP3171 AP3171 |
N/A | 1994 | 芯片 | An output-enable (OE) input can be used to place |
| AP32133M AP32133M |
Alpha Industries | SMD-7P | 07+ | Mult Out (Pin 5) (multiplier output and current s |
| AP3216EC AP3216EC |
Architecture of the MSP 34x5D Demodulator and N | |||
| AP3216SGC AP3216SGC |
||||
| AP3216SGD AP3216SGD |
• Power supply monitoring function W | |||
| AP3216SRCPRV AP3216SRCPRV |
The MAX II JTAG and ISP controller internally ge | |||
| AP3216SYC AP3216SYC |
length is 24 bits with triangular PDF dit | |||
| AP3216YC AP3216YC |
or 400 Hz. The user should ensure the load imped | |||
| AP3216YCK AP3216YCK |
N/A | 1206LED | The specification of PA03A is identical to the s | |
| AP323 AP323 |
NOTES: 1. Industrial temperature range product f | |||
| AP3252A AP3252A |
||||
| AP33 AP33 |
04+ | 06+ | MSOP-8 | COMP (pin 9) and FB (pin 10) COMP and FB are the |
| AP3302H AP3302H |
The Bt8370/8375/8376 is a family of single chip t | |||
| AP3302J AP3302J |
A Boolean operation (either AND or OR) is perform | |||
| AP3303H AP3303H |
500 | APEC | 06+ | The AP3303H is a low supply current, low dropout |
| AP3303J AP3303J |
A: The value of R JA is measured with the device | |||
| AP3307ART-2.7 AP3307ART-2.7 |
AD | 06+ | Information in this document is provided in conn | |
| AP3310GH AP3310GH |
APEC | TO-252 | 07+ | Note 5: For a power supply of 5V 10% the worst ca |
| AP3310H AP3310H |
TO-252 | TO-252 | The H8S/2000 CPU can execute basic instructions | |
| AP3310J AP3310J |
DAI incorporates two precision clock gener | |||
| AP3330ART-2.5 AP3330ART-2.5 |
AD | 06+ | For the multi-bit delta-sigma ADC, programmable g | |
| AP33401E AP33401E |
AMP | 04+ | Nonvolatile memory maintains wiper settings 64- | |
| AP3402GEH AP3402GEH |
Absolute maximum ratings indicate sustained limi | |||
| AP3403 AP3403 |
(Typical Operating Circuits, Q1 = Q2 = Fairchild | |||
| AP3403GH AP3403GH |
The UCC3813-0/-1/-2/-3/-4/-5 family offers a var | |||
| AP3403H AP3403H |
PulseGuard ESD Suppressors help protect sensitiv | |||
| AP3403J AP3403J |
Either 256 refresh cycles or read/write cycles o | |||
| AP34063 AP34063 |
SOP-8 | N/A | NOTES: 1. Dimension are in inches. | |
| AP34063A AP34063A |
ATC | N/A | 00+ | The impedance of the output driver is matched wi |
| AP34063CM-E1 AP34063CM-E1 |
AP | SOP-8 | 05+ | b: ICC1 and ICC3 are dependent on output loading |
| AP34063F AP34063F |
ATC | 9923+ | DIP-8 | PLL1 generates a frequency that is equal to the r |
| AP34063LA AP34063LA |
The information provided herein is believed to b | |||
| AP34063N AP34063N |
Anachip | 03+ | 3.5.1 Certification/compliance mark. The | |
| AP34063N8 AP34063N8 |
ATC | DIP-8 | 08+ | NOTES: 1. Stresses beyond those listed may caus |
| AP34063N8LU AP34063N8LU |
DIODOS | new/original | 07/08+ | Each channel consists of a TTL/CMOS-compa |
| AP34063N8L-U AP34063N8L-U |
Diodes Inc | ♦ Direct IF Sampling Up to 400MHz ♦ | ||
| AP34063S8 AP34063S8 |
ATC | SOP-8 | 08+ | Flexible Logic Resources - Up to 93,184 intern |
| AP34063S8L AP34063S8L |
Anachip | SOP-8 | 08+ | DATA PROTECTION: If precautions are not taken, in |
| AP34063S8L-13 AP34063S8L-13 |
Diodes Inc (VA) | 06+ | The command sequences are written by applying a | |
| AP34063S8LA AP34063S8LA |
ANACHIP | IC DC/DC AP34063S8LA SO8 | ||
| AP340963 AP340963 |
Swap Drives A and B Non-Burst Mo | |||
| AP3410K AP3410K |
AD | SMD | 01+ | The THAT 4311 Low Power Dynamics Proces- |
| AP34963 AP34963 |
Signal input pin. A internal matching circuit, | |||
| AP3500TT AP3500TT |
3. The AD581 can also be operated in a two-termi | |||
| AP3505MX-J70 AP3505MX-J70 |
Timer T2 may be reset by a rising edge on RT2 (P | |||
| AP3509M AP3509M |
TEMIC | DIP | 97+ | At the end of the rows containing the sysMEM Blo |
| AP3517 AP3517 |
ACER | • NPT IGBT technology • low saturat | ||
| AP3519 AP3519 |
ACER | INPUT LO: Direct output mode where CE/LD, HBEN, | ||
| AP3520 AP3520 |
ACER | Unless otherwise specified, the following specif | ||
| AP3521 AP3521 |
ACER | Flame-resistant Suppress combustion and s | ||
| AP3524 AP3524 |
ACER | 2007 | Note 1: Absolute Maximum Ratings are those value | |
| AP3524-1 AP3524-1 |
ACER | DIP40 | Hynix HYMD232G726A(L)8M-M/K/H/L series incorporat | |
| AP3524-2 AP3524-2 |
ACER | 2007 | The Transmit PECL differential input pair (TSER) | |
| AP3524-3 AP3524-3 |
ACER | DIP40 | 01+ | Figure 1 shows the soft-start sequence for the t |
| AP3524A AP3524A |
SGS | DIP | 94+ | − Glueless Interface to Asynchronous |
| AP3526 AP3526 |
* Under the constraint of the maximum frequency v | |||
| AP3527 AP3527 |
ACER | Communications Diversity radio systems Multimod | ||
| AP3527-1 AP3527-1 |
ACER | 2007 | Note 1: The Absolute Maximum Ratings are those va | |
| AP3527-2 AP3527-2 |
ACER | 2007 | The coupler consists of a AlGaAs LED that is opti | |
| AP3527-3 AP3527-3 |
ACeR | O7+ | This pin is the reference select pin and the ext | |
| AP3528 AP3528 |
ACER | DIP40 | 1998 | 2. Data labelled Typ is not to be used for desig |
| AP3528-1 AP3528-1 |
ACER | DIP40 | 1999 | The MAX1165/MAX1166 16-bit, low-power, successive |
| AP353 AP353 |
ACER | 2007 | Notes a. Room = 25_C, Full = C40 to 85_C. b. T | |
| AP3531 AP3531 |
ACeR | O7+ | The signal value is a direct function of Cs and | |
| AP3531-0TP AP3531-0TP |
Differential LVPECL inputs are connected to both | |||
| AP3531-1 AP3531-1 |
ACER | DIP40 | 2000 | The S6B1713 is a driver & controller LSI for |
| AP3531-2 AP3531-2 |
ACeR | O7+ | Digital Signal Processors (DSPs): TMS320C67x? | |
| AP3531-3 AP3531-3 |
ACER | 2007 | High-end embedded control applications demand mo | |
| AP3531-4 AP3531-4 |
ACER | 2007 | *Note: Stresses above those listed under Absolute | |
| AP3531-OTP AP3531-OTP |
AceR | DIP | 07+ | |
| AP3532 AP3532 |
ACER | DIP | 02+ | Hitachi Europe GmbH Electronic components Grou |
| AP3532-1 AP3532-1 |
ACER | DIP40 | 2000 | s Complies with Universal Serial Bus Speciᤙ |
| AP3532-2 AP3532-2 |
ACeR | O7+ | The Input/Output logic timing diagram is shown in | |
| AP3532-3 AP3532-3 |
ACER | 2007 | The designer can choose the internally generated | |
| AP3533-2 AP3533-2 |
ACER | 2007 | ||
| AP3534 AP3534 |
ACER | DIP40 | 2000 | HPC3130A for Compact PCI Applications Provides C |
| AP3535 AP3535 |
• SuperFAST HIGH DENSITY IN-SYSTEM | |||
| AP3536-1 AP3536-1 |
ACER | 2007 | Test levels: (A) 100% tested at 25C. Over temper | |
| AP3537 AP3537 |
ACeR | O7+ | • 2 0.7 amp. full bridge outputs • | |
| AP3537-1 AP3537-1 |
2. PATGEN Generates test pattern signals. | |||
| AP358 AP358 |
SMD-8 | 05+ | Infiniium has received eight industry awards to | |
| AP358N AP358N |
ANACHIP | DIP-8 | 2006 | 11. INV (pin 44) is used to invert polarity of t |
| AP358NL-U AP358NL-U |
Diodes Inc | The USB downstream ports can be used to connect | ||
| AP358S AP358S |
DIODES 06+ | Notes: 3. PU = internal pull-up. PD = int | ||
| AP358SA AP358SA |
ANACHIP(DIODES) | SOP-8L | 06+ | Eleven years of experience have enabled ST to de |
| AP358SG-13 AP358SG-13 |
Diodes Inc (VA) | MTV s electrically erasable programmable read onl | ||
| AP3597 AP3597 |
SOP | Note 1: Exceeding the absolute maximum rating ma | ||
| AP3602AKTR-E1 AP3602AKTR-E1 |
BCD | Each GLB contains 32 macrocells and a fully popu | ||
| AP3605FNTR-E1 AP3605FNTR-E1 |
Acknowledge The Acknowledge takes place after t | |||
| AP36AF AP36AF |
ST | QFN | 06+ | Notes: 1. Specifications subject to change with |
| AP3700ZTR-E1 AP3700ZTR-E1 |
BCD SEMICONDUCTOR | 07+/08+ | The IRU1075 keeps a constant 1.25V between the ou | |
| AP3706MTR-E1 AP3706MTR-E1 |
NOTES : 1. In case of 40MHz Frequency, CL1 can b | |||
| AP3711GH AP3711GH |
The AD581 is a three-terminal, temperature compe | |||
| AP3715GH AP3715GH |
The device offers two power-saving features. Whe | |||
| AP3761-004 AP3761-004 |
ASP | N/A | 00+ | The MC12026 is a high frequency, low volta |
| AP3800TT AP3800TT |
The functional block diagram shows the IEEE Stan | |||
| AP3801GM AP3801GM |
Notes; Repetitive Rating: Pulse Width Li | |||
| AP3842 AP3842 |
ATC | 01.98+ | DIP-8 | Receive synchronizing signal input. Eight requir |
| AP3842B AP3842B |
ATC | SMD | 1 | The CY7B951 provides the necessary clock and dat |
| AP3842CP-E1 AP3842CP-E1 |
BCD | 1) Each 0.01µF decoupling capacitor should | ||
| AP3842GM AP3842GM |
In order to conserve power, the OTG Supplement al | |||
| AP3843 AP3843 |
AP | SOT-8 | infrared heat lamp for 5C10 minutes on clean fil | |
| AP3843A AP3843A |
ATC | DIP8 | 07+ | The ADCMP565 is an ultrafast voltage comparator |
| AP3843B AP3843B |
ATC | SOP8 | Writing to the device is accomplished by taking | |
| AP3843BF AP3843BF |
SMD-8 | 05+ | Other features include pulse-by-pulse current li | |
| AP3843CM-E1 AP3843CM-E1 |
Description Chip Select: This active low input | |||
| AP3843CMTR-E1 AP3843CMTR-E1 |
AP | 3.9MM | 06+ | Positive digital supply pin for the AP3843CMTR-E |
| AP3843GMTR-E1 AP3843GMTR-E1 |
SOP8 | 2005 | Stresses in excess of the Absolute Maximum Ratin | |
| AP3843GP AP3843GP |
DIP | 4 | All voltages are referenced to ground. This is t | |
| AP3843S8LA AP3843S8LA |
ANACHIP | SOP8 | 05+ | The AP3843S8LA is a non-inverting 8-bit Bidirect |
| AP3844 AP3844 |
ATC | 02+ | DIP-8 | This three terminal positive regulator is suppli |
| AP3844B AP3844B |
ATC | 02+ | DIP-8 | NOTE: Intersil Pb-free products employ special Pb |
| AP3844CM-E1 AP3844CM-E1 |
Low I/O capacitance at 7pF typical In-system E | |||
| AP3844CP-E1 AP3844CP-E1 |
BCD | The write enable input is active LOW and controls | ||
| AP3844GMTR-E1 AP3844GMTR-E1 |
SOP8 | 05+ | During power-up and power-down, or in the | |
| AP3845B AP3845B |
ATC | SOP8 | 02+ | The ISL6527 makes simple work out of implementing |
| AP3845CP-E1 AP3845CP-E1 |
Specified for 79C and 112CChannel Loading Excel | |||
| AP3845GMTR-E1 AP3845GMTR-E1 |
SOP8 | 05+ | AC PERFORMANCE (Figure 1) Large Signal Bandwidt | |
| AP3845S8A AP3845S8A |
ANACHIP | SOP-8P | 0436+(PB) | Partial page write allowed 8-byte page write mod |
| AP393 AP393 |
SMD-8 | 04 05 | The MSP430 CPU has a 16-bit RISC architecture t | |
| AP393NL-U AP393NL-U |
Diodes Inc | 4. In the case of CMOS Output Type: The time int | ||
| AP393SL-13 AP393SL-13 |
Diodes Inc (VA) | The OTA, while providing excellent linear ampli& |
About Seekchip- Services - Comments - Contact us - Links - Map
© 2008 China Electronics Market,License 浙ICP备10014259号-9