Current position: Home > Shortcut to B > B06 Series

The Virtex-E FPGA family delivers high-performance, high-capacity programmable logic solutions. Dramatic increases in silicon efficiency result from optimizing the new architecture for place-and-route efficiency and exploiting an aggressive 6-layer metal 0.18 mm CMOS process. These advances make Virtex-E FPGAs powerful and flexible alter- natives to mask-programmed gate arrays. The Virtex-E fam- ily includes the nine members in Table 1.
These signal lines are used to latch the output data from the primary to the auxiliary output ports, as well as supplying a synchronous clock for downstream digital circuitry, such as demuxes or high-speed memory devices. Data changes are triggered on the rising edge of the DREADY clock.
The next four bits of the slave address are the device address. The physical device address is defined by the state of the A0-A3 inputs. The B0603F224ZNT compares the serial data stream with the address input state; a successful compare of all four address bits is required for the B0603F224ZNT to respond with an acknowledge.