| Parr number/PDF | Mfg | Pack | D/C | Descrpion |
| ULN036520E4 ULN036520E4 |
• CMOS for optimum speed/power • Win | |||
| ULN1321 ULN1321 |
Eliminates the need for the VCO coil for interme | |||
| ULN1433A ULN1433A |
The amplitude demodulator of the transceiver dete | |||
| ULN200 ULN200 |
ALLEGRO | SMD-16 | NOTES: 1. All test data is referenced to 25C am | |
| ULN2001 ULN2001 |
When 16/68# pin is at logic 1, the Intel bus int | |||
| ULN2001A ULN2001A |
STMicroelectronics | This low failure rate represents data col | ||
| ULN2001AN ULN2001AN |
TI | DIP/16 | Input Resistor Matching Input Resi | |
| ULN2001D ULN2001D |
ST | SOP3.9 | 03+ | The ULN2001D incorporates internal matching on e |
| ULN2001D1 ULN2001D1 |
Notes: 1. For Max. or Min. conditions, use appr | |||
| ULN2001D1013TR ULN2001D1013TR |
STMicroelectronics (VA) | The MAX1982/MAX1983 are low-voltage, low-dropout | ||
| ULN2001DTR ULN2001DTR |
appropriate for some applications. Enable time i | |||
| ULN2001L ULN2001L |
data stream. This gap time should have at least | |||
| ULN2001N ULN2001N |
ST | DIP | 1992 | With a 144 pin package, low power consumption, v |
| ULN2001R ULN2001R |
20 | MOT | DIP | WRITE PROTECT: The write protect pin (WP) will al |
| ULN2002 ULN2002 |
ALLEGRO | DIP | (1) This data was taken using the JEDEC standard | |
| ULN2002A ULN2002A |
STMicroelectronics | DIP | 99+ | High-Voltage, High-Current Darlington Transistor |
| ULN2002ABU ULN2002ABU |
ALLEGRO | . | 20 | Medical Applications: In biomedical and patient m |
| ULN2002AD ULN2002AD |
ti | ti | dc03 | PARAMETERSYMBOL MIN. Average Luminous I |
| ULN2002AJ ULN2002AJ |
TI | DIP | 01+ | OVUVTH (Over-Voltage/Under-Voltage THreshold) Pin |
| ULN2002AN ULN2002AN |
Texas Instruments | DIP | 05+ | |
| ULN2002D ULN2002D |
7 channels of ESD protection designed to meet I | |||
| ULN2002D1 ULN2002D1 |
no regard to the supply voltage. It can be inte | |||
| ULN2002D1013TR ULN2002D1013TR |
STMicroelectronics (VA) | The K4M51323LE is 536,870,912 bits synchr | ||
| ULN2002NE ULN2002NE |
ALLEGRO | DIP | Freescales semiconductor products are classified | |
| ULN2003 ULN2003 |
ULN | DIP | DIP | tors output sets the trip voltage. Therefore, the |
| ULN2003A ULN2003A |
STMicroelectronics | 97+ | 17 | High-Voltage, High-Current Darlington Transistor |
| ULN2003A(MC1413P) ULN2003A(MC1413P) |
Use with 10 to 14-bit A/D converters 5 Megapixel | |||
| ULN2003A. ULN2003A. |
complement of the page address indicated by the | |||
| ULN2003A/MC1413 ULN2003A/MC1413 |
RST is a device reset pin. When RST is pulsed hi | |||
| ULN2003A/MC1413P ULN2003A/MC1413P |
MOT | DIP-16 | 89+ | Includes RxPGA, ADC pipeline, and ADIO bus |
| ULN2003ABU ULN2003ABU |
As the crystal oscillator is a reference for the | |||
| ULN2003AC ULN2003AC |
TOSHIBA | O7+ | The incoming analog signal appearing between TIP | |
| ULN2003ACJ ULN2003ACJ |
The RF5189 requires only a single positive suppl | |||
| ULN2003AD ULN2003AD |
TI | SOP | 06+ | Wide frequency range Ð 0.01 Hz to 300 kHz W |
| ULN2003AD24 ULN2003AD24 |
The MI-MV13 includes on-chip timing and c | |||
| ULN2003ADE4 ULN2003ADE4 |
Texas Instruments | SOIC16 | 2007 | The LVTH162245 data inputs include bushold, elim |
| ULN2003ADG4 ULN2003ADG4 |
Texas Instruments | similar to that of the LX8584 (1.3V @ 7.5A). & | ||
| ULN2003ADR ULN2003ADR |
Texas Instruments (VA) | SOP3.9 | 07+ | |
| ULN2003ADR(LF) ULN2003ADR(LF) |
TI | SOP | 07+ | The bq2063 SBS-compliant gas gauge IC for batter |
| ULN2003ADRE4 ULN2003ADRE4 |
Texas Instruments | SOIC16 | 2004 | The Hyundai HYM71V65M801 X-Series are 8Mx64bits S |
| ULN2003ADRG4 ULN2003ADRG4 |
Texas Instruments | NOTES: (1) Standard test timing: 1ms integration | ||
| ULN2003ADR-LF ULN2003ADR-LF |
Since power dissipation inside a microprocessor i | |||
| ULN2003ADRSMD ULN2003ADRSMD |
DESCRIPTION M62352A is a CMOS structured semicon | |||
| ULN2003AF ULN2003AF |
TOSHIBA | SOP-16 | 07+ | minimum lead lengths and placing the suppressor |
| ULN2003AFEG ULN2003AFEG |
*Stresses above those listed under Absolute Maxi | |||
| ULN2003AFN ULN2003AFN |
TOSHIBA | NA | 1835 | The BCT8244A scan test devices with octal buffe |
| ULN2003AFW ULN2003AFW |
Toshiba | SOP-16P | 6+ | Note 1: Specifications to -40C are guaranteed by |
| ULN2003AFW(ELM) ULN2003AFW(ELM) |
High-drive GTLP backplane interface devices feat | |||
| ULN2003AFW(LF) ULN2003AFW(LF) |
The DDR SIO operation is possible by supporting D | |||
| ULN2003AFW(M) ULN2003AFW(M) |
• Single supply with operation down to 1.8 | |||
| ULN2003AFW/AG/TOS ULN2003AFW/AG/TOS |
AG | 06+ | The ispLSI 2128 and 2128A are High Density Progr | |
| ULN2003AFWG ULN2003AFWG |
The ADM integrates a standard 40- or 44-pin fema | |||
| ULN2003AFWG(5ELM) ULN2003AFWG(5ELM) |
• Antenna is provided on board •The | |||
| ULN2003AFWG(5M) ULN2003AFWG(5M) |
The ISD4004 series is also ideal for playback-on | |||
| ULN2003AFWG(EL) ULN2003AFWG(EL) |
||||
| ULN2003AFWG5ELM ULN2003AFWG5ELM |
TOSHIBA | SOP | 06+ | |
| ULN2003AFWGSC.ELM ULN2003AFWGSC.ELM |
s 100 pin package s 10BASE-T and AUI interfaces | |||
| ULN2003AFWGSC.M ULN2003AFWGSC.M |
NOTES: 1. Industrial temperature range product f | |||
| ULN2003AG ULN2003AG |
IT | SOP-16 | 6+ | Sample: NR-SD-24V, 10 pcs. Contact voltage: 10 |
| ULN2003AID ULN2003AID |
Texas Instruments | Transistor Q3 and diode D1 (shown in Figure 4) c | ||
| ULN2003AIDE4 ULN2003AIDE4 |
Texas Instruments | COMPLETE TELETEXT DECODER INCLUD- ING ON-CHIP | ||
| ULN2003AIDG4 ULN2003AIDG4 |
Texas Instruments | Stanford Microdevices ULN2003AIDG4 is a high per | ||
| ULN2003AIDR ULN2003AIDR |
Texas Instruments | Reset and Idle Upon power-up and between Read a | ||
| ULN2003AIDRE4 ULN2003AIDRE4 |
Texas Instruments | Functional Tests (In Freescale Test Fixture, 50 o | ||
| ULN2003AIDRG4 ULN2003AIDRG4 |
Texas Instruments | 05+ | The quickest path to understanding the PSoC sili | |
| ULN2003AIN ULN2003AIN |
Texas Instruments | External I/O for Timer/Counter 2 Timer/Counter | ||
| ULN2003AINE4 ULN2003AINE4 |
Texas Instruments | The device enters the CMOS standby mode when CE# | ||
| ULN2003AIPW ULN2003AIPW |
Texas Instruments | Pixel pitch: 50 µm (S3901-1024Q) &n | ||
| ULN2003AIPWE4 ULN2003AIPWE4 |
Texas Instruments | The JTS8388B is using an innovative architecture, | ||
| ULN2003AIPWG4 ULN2003AIPWG4 |
Texas Instruments | Description: The NTE5452 through NTE5458 are sen | ||
| ULN2003AIPWR ULN2003AIPWR |
Texas Instruments (VA) | The DS1554 is in the write mode whenever WE and | ||
| ULN2003AIPWRE4 ULN2003AIPWRE4 |
Texas Instruments | Analog supply voltage VDDA2, VDDA1 Digital core | ||
| ULN2003AIPWRG4 ULN2003AIPWRG4 |
Texas Instruments | 4. Low-level off state leakage current The SSR h | ||
| ULN2003AJ ULN2003AJ |
CDIP/16 | A fixed precision resistor from this pin to groun | ||
| ULN2003AMC1413L ULN2003AMC1413L |
2.2.1 Specifications, standards, and hand | |||
| ULN2003AN ULN2003AN |
Texas Instruments | DIP16 | 99+ | CAUTION ESD (electrostatic discharge) sensitive |
| ULN2003AN(UPA2003C) ULN2003AN(UPA2003C) |
NOTES: 1. For conditions shown as Min. or Max., | |||
| ULN2003ANE4 ULN2003ANE4 |
Texas Instruments | EDS PROTECTION FOR RS-232 I/O PINS: 15KV HUMAN | ||
| ULN2003ANS ULN2003ANS |
TI | SOP | 96+ | This is to advise Samsung customers that in accor |
| ULN2003ANSLE ULN2003ANSLE |
TI | 00+ | Data Registers (DR3 to DR0) The potentiometer h | |
| ULN2003ANSR ULN2003ANSR |
Texas Instruments | SOP | 0319+ | CS: The input to the PWM, peak current, and overc |
| ULN2003ANSRE4 ULN2003ANSRE4 |
Texas Instruments | Conexant products are not intended for use in me | ||
| ULN2003ANSRG4 ULN2003ANSRG4 |
Texas Instruments | 98+ | When LE is LOW the latches store the information | |
| ULN2003ANTSTDTS ULN2003ANTSTDTS |
Vcc = 2.7V~3.3V, TA = 0C to 70C/ -40C to 85C unle | |||
| ULN2003AP ULN2003AP |
Toshiba | 99 | Fifth Generation HEXFETs from International Rect | |
| ULN2003AP(M) ULN2003AP(M) |
(1) This is the inverse of the traditional junct | |||
| ULN2003APG ULN2003APG |
08+ | The HYM72V32M656B(L)T6 Series are Dual In-line Me | ||
| ULN2003APG(5.M) ULN2003APG(5.M) |
The EM39LV040 uses Commands to initiate the memor | |||
| ULN2003APG(5M) ULN2003APG(5M) |
TOSHIBA | 07+ | The set/reset line (SR) is an asynchronous activ | |
| ULN2003APG(SCHZ) ULN2003APG(SCHZ) |
TOS | N/A | 07/08+ | Form, Fit and Function Compatible with the DEC |
| ULN2003APG(SCM) ULN2003APG(SCM) |
L1 MIWU or CKX L2 MIWU or TDX &nb | |||
| ULN2003APG5M ULN2003APG5M |
TOSHIBA | 07+ | For multiple FPGAs configured as a daisy-chain, | |
| ULN2003APGSC.M ULN2003APGSC.M |
• DigitalClarity™ CMOS Imaging Techn | |||
| ULN2003APG-TOS ULN2003APG-TOS |
a | a | The CDS mode of operation supports both line and | |
| ULN2003APM ULN2003APM |
||||
| ULN2003APW ULN2003APW |
Texas Instruments | 238839 | Power ground. High current return for the low-si | |
| ULN2003APWE4 ULN2003APWE4 |
Texas Instruments | TOSHIBA is continually working to improve the qu | ||
| ULN2003APWG4 ULN2003APWG4 |
Texas Instruments | TSSOP | - | The Am29DL163 is a 16 megabit, 3.0 volt-only fla |
| ULN2003APWR ULN2003APWR |
Texas Instruments | Package drawings, standard packing quantities, t | ||
| ULN2003APWRG4 ULN2003APWRG4 |
Texas Instruments | Introduction Hewlett-Packards HSMS-285L and HSM | ||
| ULN2003CD ULN2003CD |
Notes a. Room = 25_C, Cold and Hot = as determi | |||
| ULN2003CDR ULN2003CDR |
Operating supply voltage range: 2.7 V to 4 | |||
| ULN2003CN ULN2003CN |
N/A | N/A | N/A | This is a four-state pin. DF/DCS = VA, output |
| ULN2003D ULN2003D |
TI | SOP-16 | 06+ | Operating free air temperature range Storage te |
| ULN2003D1 ULN2003D1 |
ST | SOP-16 | 1 | 7. tWCS, tRWD, tCWD, tAWD and tCPWD are not rest |
| ULN2003D1013TR ULN2003D1013TR |
STMicroelectronics (VA) | 03+ | NOTE: 1. The INPUT/OUTPUT SELECTION Table descr | |
| ULN2003D13TR ULN2003D13TR |
ST | 07+ | KEY1 as a direct key When KEY1 is selected as a | |
| ULN2003D1TR ULN2003D1TR |
The TLV320AIC2x low power operation from 2.7-V t | |||
| ULN2003DIP ULN2003DIP |
TI | 07+ | Recovered Serial Data. These ECL 100K outputs (+ | |
| ULN2003DR ULN2003DR |
TI | SMD | The OPA380 family of transimpedance amplifiers p | |
| ULN2003DT ULN2003DT |
ST | SOIC-16 | 07+/08+ | The low (3.5pF) input capacitance makes this par |
| ULN2003FW ULN2003FW |
tos | dip/sop | 07+ | (< 50 mA in Sleep Mode) LIN−Bus Transce |
| ULN2003J ULN2003J |
TI | 02+ | The FETKY product family incorporates low | |
| ULN2003J/883 ULN2003J/883 |
N/A | N/A | N/A | Features 1) Detection voltage: 0.1V step line-u |
| ULN2003J/883B ULN2003J/883B |
CAUTION ESD (electrostatic discharge) sensitive | |||
| ULN2003L ULN2003L |
ALLEGRO | 2002 | SOP | 2003 thru 2024 High-Voltage, High-Current Darling |
| ULN2003LTR ULN2003LTR |
||||
| ULN2003M13TR ULN2003M13TR |
ST | SOP-14 | 99~00+ | WP:Write Protect Input The WP pin when tied low |
| ULN2003N ULN2003N |
PHI | DIP16 | 87+ | When the FPGA is in Express or SelectMAP Mode, a |
| ULN2003P ULN2003P |
ULN | 0301 | Programmable for 13-Bit Linear Data or 8-Bit Com | |
| ULN2003PG ULN2003PG |
Specifications Outline Dimensions Dimensions o | |||
| ULN2003R ULN2003R |
ALLEGRO | 07+/08+ | Typicals represent average readings at 25C | |
| ULN2003-S16-R ULN2003-S16-R |
Letter symbols for impedance, admittances, two- | |||
| ULN2003SA ULN2003SA |
94+ | SOP-16 | Hynix HYMD264726(L)8-K/H/L series incorporates SP | |
| ULN2003SMD ULN2003SMD |
this clamp must be activated as an indication of | |||
| ULN2003-SMD ULN2003-SMD |
RFMs RX5000 series amplifier-sequenced hybrid (AS | |||
| ULN2003T/R ULN2003T/R |
The product term array in the FLASH370i logic blo | |||
| ULN2003TI ULN2003TI |
DESCRIPTION The M54/74HC51 is a high speed CMOS | |||
| ULN2004 ULN2004 |
ST | 99+ | 73 | Once triggered, the outputs are independent of f |
| ULN2004A ULN2004A |
STMicroelectronics | 00+ | High-Voltage, High-Current Darlington Transistor | |
| ULN2004A(MC1416P) ULN2004A(MC1416P) |
The RS-232 receivers convert the EIA RS-232 inp | |||
| ULN2004A-2B ULN2004A-2B |
The CY7B951 provides the necessary clock and dat | |||
| ULN2004AD ULN2004AD |
TI | SOP | 2006 | The lamp current is monitored by means of an ext |
| ULN2004ADE4 ULN2004ADE4 |
Texas Instruments | The two ACCESS.bus (ACB) interface modules suppo | ||
| ULN2004ADG4 ULN2004ADG4 |
Texas Instruments | • 0.13µ CMOS design allows ind | ||
| ULN2004ADR ULN2004ADR |
TI | SOP | 2006 | 2.2 Order of precedence. In the event of |
| ULN2004ADR(LF) ULN2004ADR(LF) |
The AHC126 devices are quadruple bus buffer gat | |||
| ULN2004ADRE4 ULN2004ADRE4 |
Texas Instruments | 07+ | body model)..2000V ESD Protection (other pins, h | |
| ULN2004ADRG4 ULN2004ADRG4 |
Texas Instruments | 08+ | At the moment the supply voltage on pin VDD or H | |
| ULN2004AF ULN2004AF |
TOSHIBA | NOTES: 1. Minimums are guaranteed but not produ | ||
| ULN2004AFW ULN2004AFW |
Toshiba | SOP3.9 | 05+ | 1. Tolerance 10% for L > 10 µH, 20% fo |
| ULN2004AFW(LF) ULN2004AFW(LF) |
||||
| ULN2004AFWG ULN2004AFWG |
TOSHIBA | SO-16 | 09 | 1 hp (0.75kW) power output Industrial ra |
| ULN2004AFWG(5M) ULN2004AFWG(5M) |
The MC100EP139 is a low skew 2/4, 4/5/6 cl | |||
| ULN2004AFWGSC.M ULN2004AFWGSC.M |
Hynix HYMD18M725A(L)6-K/H/L series is unbuffered | |||
| ULN2004AFWR ULN2004AFWR |
3.3V supply for low power with 5V tolerant I/Os | |||
| ULN2004AG ULN2004AG |
IT | SOP-16 | 6+ | The MAX7447 is designed to process S-Video and C |
| ULN2004AH ULN2004AH |
The USB port of the CY7C68310 is connected to a h | |||
| ULN2004AID ULN2004AID |
Texas Instruments | 06+ | The device integrates complete interfaces to ster | |
| ULN2004AIDE4 ULN2004AIDE4 |
Texas Instruments | Digital signal processing with the 16-bit RISC p | ||
| ULN2004AIDG4 ULN2004AIDG4 |
Texas Instruments | 2. When drain voltage exceeds the "drain cl | ||
| ULN2004AIDR ULN2004AIDR |
Texas Instruments | nous Preset/Reset of the macrocells flip-flop. N | ||
| ULN2004AIDRE4 ULN2004AIDRE4 |
Texas Instruments | Thermal Ground FBAR resonators have a negative | ||
| ULN2004AIDRG4 ULN2004AIDRG4 |
Texas Instruments | 10-bit Resolution 1.2 Gsps Guaranteed Conversion | ||
| ULN2004AIN ULN2004AIN |
Texas Instruments | READ: The AT49BV16X4(T) is accessed like an EPROM | ||
| ULN2004AINE4 ULN2004AINE4 |
Texas Instruments | The HC164 and HCT164 are 8-bit serial-in paralle | ||
| ULN2004AINS ULN2004AINS |
Texas Instruments | CEL Pb-free products have the same base part num | ||
| ULN2004AINSR ULN2004AINSR |
Texas Instruments | Supports automatic programming, Embeded Algorith | ||
| ULN2004AINSRE4 ULN2004AINSRE4 |
Texas Instruments | Figure 1 shows an application schematic, which d | ||
| ULN2004AJ ULN2004AJ |
TI | CDIP16 | —— | The design of the cavity in the pcb, on which the |
| ULN2004AM ULN2004AM |
Notes: 1. Test conditions assume signal transit | |||
| ULN2004AN ULN2004AN |
Texas Instruments | DIP-16 | N/A | The specification contains ADVANCE INFORMATION. |
| ULN2004ANE4 ULN2004ANE4 |
Texas Instruments | NOTE: Intersil Pb-free plus anneal products emplo | ||
| ULN2004ANSR ULN2004ANSR |
Texas Instruments | SOP-16 | 02+ | The designer can choose the internally generated |
| ULN2004AP ULN2004AP |
Toshiba | DIP | 98+ | Unless otherwise noted, VCHG-IN = 5V, VBATT = 4V |
| ULN2004AP(M) ULN2004AP(M) |
The CD54/74AC540, -541, and CD54/74ACT540, -541 | |||
| ULN2004APG ULN2004APG |
TOSHIBA | DIP/SOP | 07+ | WP is the Write Protect pin. If the WP pin is ti |
| ULN2004APG(5M) ULN2004APG(5M) |
Separate record/playback input and output. | |||
| ULN2004APG5.M ULN2004APG5.M |
STR73xF family combines the high performance ARM | |||
| ULN2004APG5M ULN2004APG5M |
TOSHIBA | SOP | 06+ | These pins form an onCchip reference oscil |
| ULN2004APGSCM ULN2004APGSCM |
TOSHIBA | 2007+ | CPU • Operating voltage range : 2.5V~5.5V | |
| ULN2004D ULN2004D |
ST | SOP | 02+ | The information provided herein is believed to b |
| ULN2004D1 ULN2004D1 |
ST | 07+ | Figure 1 shows a typical dc-to-dc converter conf | |
| ULN2004D1013TR ULN2004D1013TR |
STMicroelectronics (VA) | SOP-16 | 03+ | Note: These are stress ratings only. Stresses ex |
| ULN2004DAR ULN2004DAR |
TI | SMD | 07+ | • Link aggregation and load balancing &nb |
| ULN2004DR ULN2004DR |
TOSHIBA | SOP | 06+ | When VCC is between 0 and 2.1 V, the device is i |
| ULN2004DT ULN2004DT |
The chip requires a single, even-parity bit to b | |||
| ULN2004J ULN2004J |
TI | CDIP | The watchdog timer circuit may be used to monito | |
| ULN2004L ULN2004L |
TAIWAN | 07+;9610 | 2003 thru 2024 High-Voltage, High-Current Darling | |
| ULN2004L/TR ULN2004L/TR |
1) CPD is defined as the value of the ICs intern | |||
| ULN2004M13TR ULN2004M13TR |
ST | SOP-16 | Stresses above those listed under Absolute Maxi | |
| ULN2004N ULN2004N |
ULN | DIP | Temperature data is converted from the on-chip | |
| ULN2004P ULN2004P |
s Data Management Software (DMS) AMD-su | |||
| ULN2004R ULN2004R |
ALLEGRO | DIP | X2. The X2 pin is the output of an inverting ampl | |
| ULN2004T/R ULN2004T/R |
The AH342 is a bipolar latching hall IC with a pa | |||
| ULN2005 ULN2005 |
||||
| ULN2005A ULN2005A |
DIP | 77 | NOTES: 1. All VCC pins must be connected to powe | |
| ULN2006A ULN2006A |
ALLEGRO | DIP | The1N6844U3 Schottky rectifier has been expressl | |
| ULN2006B ULN2006B |
C Over 3,000 Gates of PLD with 16 macro cells C | |||
| ULN200A ULN200A |
Since the CDC913 is based on PLL circuitry, it r | |||
| ULN200AN ULN200AN |
TI | DIP-16 | 06+ | Precision Fixed Operating Frequency (70kHz) Low |
| ULN2011A ULN2011A |
N/A | N/A | N/A | There are 14 devices in this switch series which |
| ULN2013 ULN2013 |
ALLEGRO | DIP/16 | Information in this document is provided in conn | |
| ULN2013A ULN2013A |
84 | It is recommended that at least 22µF of ca | ||
| ULN2014A ULN2014A |
ALLEGRO | DIP | As shown in Figure 6, a resistor voltage-divider | |
| ULN2015A ULN2015A |
DIP16 | 85+ | The MAX7447 is designed to process S-Video and C | |
| ULN2021A ULN2021A |
ALLEGRO | . | 1500 | |
| ULN2021ABU ULN2021ABU |
• Plastic package has Underwriters Laborat | |||
| ULN2022A ULN2022A |
ALLEGRO | . | 1300 | Frequency aging is the change in fC with time and |
| ULN2023 ULN2023 |
ALLEGRO | DIP-16 | 03+ | Notes: Repetitive rating; pulse width li |
| ULN2023A ULN2023A |
96 | 2003 thru 2024 High-Voltage, High-Current Darling | ||
| ULN2023L ULN2023L |
ALLEGRO | 04+ | 2003 thru 2024 High-Voltage, High-Current Darling | |
| ULN2024 ULN2024 |
ST | DIP | 00+ | |
| ULN2024A ULN2024A |
FAIRCHILD | DIP | 99+ | 2003 thru 2024 High-Voltage, High-Current Darling |
| ULN2024L ULN2024L |
ALLEGRO | SOP-14 | 01+ | 2003 thru 2024 High-Voltage, High-Current Darling |
| ULN2031A ULN2031A |
ALLEGRO | DIP | Ultra low dropout voltage (270 mV @ 3A typ) Low | |
| ULN2032 ULN2032 |
ALLEGRO | DIP | Undervoltage Lockout Adjust (Input): With this p | |
| ULN2032A ULN2032A |
86 | These N-Channel enhancement mode power field effe | ||
| ULN2033 ULN2033 |
ALLEGRO | 06+ | 10000 | Note 2: Absolute Maximum Ratings indicate limits |
| ULN2033A ULN2033A |
ALLEGRO | DIP | (4) Losses that occur during charge trans | |
| ULN2046-1 ULN2046-1 |
SPRAGUE,ALLEGRO | DIP | 03+ | This chip, when properly assembled, display char |
| ULN2046A ULN2046A |
all | all | dc86 | C MIDI Control Processor C Synthes |
| ULN2046A-1 ULN2046A-1 |
ALLEGRO | DIP | The SN74CB3T16211 is a high-speed TTL-compatible | |
| ULN2046B ULN2046B |
SPRAGUE,ALLEGRO | 04+ | able operation, the stored energy from circuit i | |
| ULN2046L ULN2046L |
DATA POLLING: The AT49BV/LV040 features Data Poll | |||
| ULN2047A ULN2047A |
ALLEGRO | DIP | 03+ | The entry of sections for each group is truly ra |
| ULN2054 ULN2054 |
ALLEGRO | DIP | 00+ | 16-bit programmable input frequency divider (incl |
| ULN2054A ULN2054A |
N/A | N/A | N/A | The ADT7466 dBCool controller is a complete ther |
| ULN2054B ULN2054B |
ALLEGRO | DIP | Compatible with SPI Bus Serial Interface (Posit | |
| ULN2055 ULN2055 |
TI | 03/04+ | (14) Interrupts: 20 sources, 10 vectors | |
| ULN2055A ULN2055A |
FAIRCHILD | DIP | 99+ | Input Capacitors The recommended input capacitor |
| ULN2055B ULN2055B |
ALLEGRO | DIP | Fabricated in a high speed, low power, CMOS proc | |
| ULN2056 ULN2056 |
ST | The 0.625C/W assumes the use of the recomm | ||
| ULN2059 ULN2059 |
Three data memory address locations are allocate | |||
| ULN2061 ULN2061 |
ESD (electrostatic discharge) sensitive device. A | |||
| ULN2061L ULN2061L |
The AP2011 integrates Pulse-width-Modulat | |||
| ULN2061M ULN2061M |
ALLEGRO | 06+ | 3000 | Important Information and Disclaimer:The informat |
| ULN2062M ULN2062M |
ALLEGRO | 06+ | 500 | Hynix HYMD232726A(L)8J-J series is unbuffered 184 |
| ULN2064 ULN2064 |
A | DIP/16 | Maxim evaluates pressure pot stress from | |
| ULN2064A ULN2064A |
03+ | access for a read or program can begin. The typi | ||
| ULN2064B ULN2064B |
STMicroelectronics | DIP | 04+ | The TPS72xx family of low-dropout (LDO) voltage |
| ULN2064LB ULN2064LB |
ALLE | 2007 | OVUVSEN (Over-Voltage/Under-Voltage SENse) Pin 19 | |
| ULN2064NE ULN2064NE |
93 | The TVS low capacitance device configuration is s | ||
| ULN2065 ULN2065 |
N/A | N/A | N/A | Channel Select - UART channel A or B is selected |
| ULN2065B ULN2065B |
STMicroelectronics | DIP | 04+ | An extra 64 bytes of MRAM are available to the us |
| ULN2065NE ULN2065NE |
MOT | 25 | Dual pushbutton operation is only available when | |
| ULN2066 ULN2066 |
TI | 03/04+ | The UCC3800 family contains digital current sens | |
| ULN2066B ULN2066B |
STMicroelectronics | DIP | • Low Jitter • MECL 10K and 10KH ser | |
| ULN2066NE ULN2066NE |
TI | DIP | • Low current consumption by CMOS process | |
| ULN2067 ULN2067 |
ALLEGRO | 06+ | 800 | INPUT LEVELS: While operating with a 2.7V to 3.6V |
| ULN20678 ULN20678 |
CONSTRUCTION Start with the two resistors follow | |||
| ULN2067B ULN2067B |
STMicroelectronics | DIP | The demodulated FM-satellite video signal is fed | |
| ULN2067BD/C00 ULN2067BD/C00 |
The Master begins a transmission by sending a ST | |||
| ULN2067NE ULN2067NE |
FAIRCHILD | DIP | 99+ | Command Line Format Command lines issued to the |
| ULN2068 ULN2068 |
TI | 03/04+ | NOTES: 1. VCC = 3.3V, TA = +25C, and are not pr | |
| ULN2068A ULN2068A |
ALLEGRO | DIP | The graphs and tables provided following this not | |
| ULN2068B ULN2068B |
STMicroelectronics | DIP-16 | 03+ | The devices operate in the newly developed LinSk |
| ULN2068B---DIP ULN2068B---DIP |
ST | DIP-16 | 07+ | 1.ICC is dependent on output loading when the de |
| ULN2068LB ULN2068LB |
• Complies with USB-IF specifications for U | |||
| ULN2068NE ULN2068NE |
TI | DIP | The R80515 cores functionality was verified by me | |
| ULN2068P ULN2068P |
ST | Capacitor Tables Table 1 and Table 2 identify t | ||
| ULN2069 ULN2069 |
ST | DIP-16 | 95+ | A high input impedance, high-gain, broadb |
| ULN2069A ULN2069A |
ALLEGRO | DIP | 10 V, 0 V to 5 V, etc. (see Table 3) LSB means | |
| ULN2069B ULN2069B |
STMicroelectronics | N/A | N/A | Each module: Is master and slave Detects up t |
| ULN2069LB ULN2069LB |
ALLEGRO | 2007 | This document describes how to implement a switc | |
| ULN2069NE ULN2069NE |
TI | DIP16 | n/a | 225 mW Rating on FR−4 or FR−5 Board |
| ULN2070B ULN2070B |
81 | Notes: 1. The nominal thermal resistance of a d | ||
| ULN2071 ULN2071 |
TI | 03/04+ | In addition to determining the off time during a | |
| ULN2071B ULN2071B |
ALLEGRO | DIP | *Stresses above those listed under Absolute Maxim | |
| ULN2074 ULN2074 |
N/A | N/A | N/A | The LEDs are packed in cardboard boxes after pack |
| ULN2074A ULN2074A |
ALLEGRO | DIP | HY57V561620HT is offering fully synchronous opera | |
| ULN2074B ULN2074B |
STMicroelectronics | DIP | 99+ | Very Low 1.59V votage drop 2.5kV, |
| ULN2074LB ULN2074LB |
DIR input. The enable input G can be used to di | |||
| ULN2074NE ULN2074NE |
N/A | N/A | N/A | Notes: 1: VC1,VC2, VM12 = 3.3V, TC = 25C, PA is |
| ULN2075 ULN2075 |
ALLEGRO | 06+ | 5000 | When interpolating, the user should normally bri |
| ULN2075B ULN2075B |
STMicroelectronics | TEST CIRCUIT A complete schematic diagram of the | ||
| ULN2075NE ULN2075NE |
FAIRCHILD | DIP | 99+ | Over recommended operating free-air temperature |
| ULN2076 ULN2076 |
ALLEGRO | DIP | 81+ | Notes: 1. The algebraic convention, where the m |
| ULN2076B ULN2076B |
TFK | DIP | 81 | At the time of receiving the Counter Latch Comman |
| ULN2077 ULN2077 |
ALLEGRO | DIP | The C30737 type avalanche photodiode provides hig | |
| ULN2077B ULN2077B |
ALLEGRO | . | 2 | • Cambie las pilas del control remoto cuand |
| ULN2081 ULN2081 |
ALLEGRO | 06+ | 7500 | |
| ULN2081A ULN2081A |
FAIRCHILD | DIP | 99+ | Schottky TTL Load Over the Rated Temperatu |
| ULN2082 ULN2082 |
ALLEGRO | DIP | ISOUT (Current Sense Amplifier Output): This pin | |
| ULN2082A ULN2082A |
ALLEGRO | 138 | DIP | The popular 1N746 thru 1N759A and 1N4370 thru 1N4 |
| ULN2083 ULN2083 |
TI | 03/04+ | Read Cycle, Begin Burst Read Cycle, Begin Burs | |
| ULN2083A ULN2083A |
ALLEGRO | DIP | 03+ | Power Management Four power saving modes: On, D |
| ULN2083A-1 ULN2083A-1 |
N/A | N/A | N/A | and NX26F041A offer 1M-bits and 4M-bits of Flash |
| ULN2083B ULN2083B |
The TSC80251G2D products are derivatives of the A | |||
| ULN2083R ULN2083R |
ALLEGRO | . | 1280 | The UC62LV0256 is a high performance, ver |
| ULN2084 ULN2084 |
The ULN2084, ULN2084 are designed for a number o | |||
| ULN2085B ULN2085B |
The peak transient current capability rises shar | |||
| ULN2085NE ULN2085NE |
Instruction fetching and execution are pipelined | |||
| ULN2086 ULN2086 |
ST | 2400 | 00+ | The oscillator is tuned internally, requi |
| ULN2086A ULN2086A |
ALLEGRO | . | 3500 | Note: 1. Load and line regulation are specified |
| ULN2086R ULN2086R |
ALLEGRO | . | 1580 | When a liquid comes in contact with the sensing |
| ULN2096B ULN2096B |
N/A | DIP | 06+ | NOTES : 1. In case of 40MHz Frequency, CL1 can b |
| ULN2110A ULN2110A |
N/A | N/A | N/A | Note 11: CPD is defined as the value of the inte |
| ULN2111 ULN2111 |
ALLEGRO | 06+ | 7500 | Collector-Emitter Saturation Voltage IC = |
| ULN2111A ULN2111A |
ALLEGRO | DIP | 03+ | The main counter, Nominal Available Charge (NAC), |
| ULN2128 ULN2128 |
ALLEGRO | DIP | N/A | Each DS1258W device is shipped from Dallas Semico |
| ULN2128A ULN2128A |
ALLEGRO | . | 7 | - 10, 8, 6 or 4bit up/down counting - Parallel |
| ULN2162 ULN2162 |
I/O performance is increased to 622 Mb/s using S | |||
| ULN2204 ULN2204 |
Watchdog Timeout Input. MAX6746CMAX6751: Connect | |||
| ULN220411 ULN220411 |
6.8 5% 7.5 5% 8.2 5% 9.1 5% 10 5% | |||
| ULN2204-11 ULN2204-11 |
ALLEGRO | 148 | DIP | The device is entirely command set compatible wi |
| ULN2204-12 ULN2204-12 |
SPRAGUE 2 | PFM: This is the programming pin for the PFM (pul | ||
| ULN2204-21 ULN2204-21 |
SPRAGUE 2 | CML Differential Output Pairs: Differential buff | ||
| ULN2204-22 ULN2204-22 |
MIX | DIP-16 | 93+ | Ideal for space critical applications, the LM404 |
| ULN220432 ULN220432 |
The COP888xG ROM based microcontrollers are high | |||
| ULN2204-32 ULN2204-32 |
ALLEGRO | DIP | Note 1: The power rating is based on a printed c | |
| ULN2204A ULN2204A |
DIP | 98+ | This device contains protection circuitry | |
| ULN2204A-21 ULN2204A-21 |
SPRAGUE | DIP | N/A | 500Msps Conversion Rate 7.0 Effective Bits Typic |
| ULN2204A22 ULN2204A22 |
SPRAGUE2 | DIP-16 | 98 | |
| ULN2204A-22 ULN2204A-22 |
ALLEGRO | 1808 | DIP | All ESD diodes are designed to safely handle the |
| ULN2204A-28 ULN2204A-28 |
ALLP | DIP-16 | 99+ | NOTES: (1) Test Levels: (A) 100% tested at 25C. |
| ULN2204A-2A ULN2204A-2A |
ALLEGRO | DIP | SUPPLY VOLTAGE, +VS to CVS OUTPUT CURRENT, wit | |
| ULN2204A2B ULN2204A2B |
N/A | ALLEGRO | 04+ | n OSD Window Fade In/Fade Out n OSD Half Tone Tr |
| ULN2204A-2B ULN2204A-2B |
ALLEGRO | DIP | The TSH300 is a voltage feedback amplifier feat | |
| ULN2204A-2B(3B) ULN2204A-2B(3B) |
ALLEGRO | DIP | 03+ | In addition to the high-speed converter and vers |
| ULN2204A2C ULN2204A2C |
NOTES: 1. A17 is a NC for IDT70V3399. 2. All VD | |||
| ULN2204A-2C ULN2204A-2C |
SPRAGUE 2 | Notes: 1. Test conditions assume signal transiti | ||
| ULN2204A-3 ULN2204A-3 |
NOTE: (1) Stresses above these ratings may cause | |||
| ULN2204A-31 ULN2204A-31 |
SPRAGUE 2 | A 100 ohm resistor and a 330pF capacitor | ||
| ULN2204A-32 ULN2204A-32 |
ALLEGRO | DIP | DIP | be accessed in less than 70ns/90ns with respect |
| ULN2204A-3B ULN2204A-3B |
SPRAGUE 2 | Notes: 1. Test conditions assume signal transit | ||
| ULN2204A3C ULN2204A3C |
The ULN2204A3CB is an enhanced, backward-compatib | |||
| ULN2204N-2B ULN2204N-2B |
A | DIP | 98 | Description These displays have a 32.9 mm (1.3 |
| ULN2207B ULN2207B |
When applying signals to RECIN (rectifier input) | |||
| ULN2209 ULN2209 |
SAMSUNG | 04+ | Peripheral Features Two Full-Duplex Serial Ports | |
| ULN2209M ULN2209M |
WRITE PROTECT: The write protect pin (WP) will al | |||
| ULN2209N ULN2209N |
Sync detect C Output to signal when the link is | |||
| ULN2210A ULN2210A |
SPRAGUE2 | DIP-14 | 98 | Notes: 1 . Stresses outside the listed absolute |
| ULN2211B ULN2211B |
MIT | DIP-16 | 98+ | Luma Contrast Adjustment Black-Level Expander |
| ULN2212 ULN2212 |
ALLEGRO | 06+ | 2000 | Forward-Current Transfer Ratio IC = 1.0 A |
| ULN2212B ULN2212B |
ALLEGRO | . | 6 | 62 powerful instructions Up to 1ms instruction c |
| ULN2216 ULN2216 |
ALLEGRO | 06+ | 81000 | Test Condition Vss < VIN < Vcc Vs |
| ULN2231A ULN2231A |
N/A | N/A | N/A | CATV Systems Operating in the 47 to 870 M |
| ULN2241A ULN2241A |
Protect Register Clear (PRCLEAR) The PRCLEAR ins | |||
| ULN2242 ULN2242 |
ALLEGRO | 06+ | 3000 | • RESET • Watchdog • External |
| ULN2242A ULN2242A |
• Ampelanwendung • Hinterleuchtung | |||
| ULN2242S ULN2242S |
The differential input serial data (RIN) is not | |||
| ULN2243A ULN2243A |
NOTES: 1. For conditions shown as Min. or Max., | |||
| ULN2244 ULN2244 |
The HYM7V75A1601B F-Series are Dual In-line Memor | |||
| ULN2249N ULN2249N |
Motorola reserves the right to make changes with | |||
| ULN2262 ULN2262 |
There is an internal diode from each pin to VEE. | |||
| ULN2270Q ULN2270Q |
These N-Channel power MOSFETs ar | |||
| ULN2274B ULN2274B |
ULN | DIP14P | A/N | Guaranteed by design but not tested. Typic |
| ULN2274B-1 ULN2274B-1 |
SPRAGUE 2 | 7909 | ||
| ULN2278B ULN2278B |
SPRAGUE 2 | 79 | A major problem in attempting to suppress | |
| ULN2280 ULN2280 |
SPR | DIP- | 99 | (2) Power dissipation Power consumed in the IC |
| ULN2280B ULN2280B |
FAIRCHILD | DIP | 99+ | This device is a 16-bit edge-triggered D-type |
| ULN2283 ULN2283 |
In the test mode, the normal operation of the SC | |||
| ULN2283B ULN2283B |
Allegro | 06+ | 21000 | 2. Intersil Pb-free products employ special Pb-fr |
| ULN2289A ULN2289A |
ALLEGR | 04+ | Afterwards, the two frequencies where the voltag | |
| ULN2401A ULN2401A |
ALLEGRO | . | 3 | Table 2 shows the maximum number of user I/Os av |
| ULN2429 ULN2429 |
43 | DIP | This device generates read instructions for the | |
| ULN2429A ULN2429A |
ALLEGRO | SOP | The UC3844B, UC3845B series are high perf | |
| ULN2430M ULN2430M |
The processor features a full set of program cont | |||
| ULN2435A ULN2435A |
Generates Programmable CPU Clock Output (50 MHz, | |||
| ULN2438LD ULN2438LD |
Byte loads are used to enter the 128 bytes of a | |||
| ULN2455 ULN2455 |
The RF3315 is a high-efficiency GaAs Heterojunct | |||
| ULN2455A ULN2455A |
N/A | N/A | N/A | Maximum ratings are those values beyond wh |
| ULN2456L ULN2456L |
A | SOP14S | 2007+ | Read cycles are initiated with ADSP(regardless of |
| ULN2544 ULN2544 |
||||
| ULN2565A ULN2565A |
ALLEGRO | DIP | Operating Range In the operating range the func | |
| ULN2580LW ULN2580LW |
This circuit uses a darlington pair topology with | |||
| ULN2801 ULN2801 |
ALLEGRO | DIP | The product term allocator is a dynamic, configur | |
| ULN2801A ULN2801A |
STMicroelectronics | N/A | N/A | Collector-to-Emitter Breakdown Voltage Continuo |
| ULN2801LW ULN2801LW |
The CN8223 is based on the Bt8222 device. The on | |||
| ULN2802 ULN2802 |
TEMIC Semiconductors Nantes, France TEMIC Semico | |||
| ULN2802A ULN2802A |
STMicroelectronics | NOTE: Device will meet the specifications after | ||
| ULN2803 ULN2803 |
TOSHIBA | DIP | 05+ | Setting up a password is done essentially in the |
| ULN28034 ULN28034 |
ST | 256-position TTP (two-time programmable) set-an | ||
| ULN2803A ULN2803A |
STMicroelectronics | DIP-18 | 08 | Darlington Transistor Array |
| ULN2803A/ ULN2803A/ |
99 | 3. Maximum power dissipation, for the SOT223 and | ||
| ULN2803A/990VP ULN2803A/990VP |
LSB = Least Significant BIt The difference in | |||
| ULN2803A/LW ULN2803A/LW |
N/A | SOP-18 | - 2.1GB/s sustained data transfer rate - Separa | |
| ULN2803A/W992C ULN2803A/W992C |
The TMS320C62x DSPs include an on-chip memory, w | |||
| ULN2803A/W993A0038 ULN2803A/W993A0038 |
Notes: 1. Repetitive Rating : Pulse width limite | |||
| ULN2803A/WB ULN2803A/WB |
92 | If the boot block lockout has been enabled, the | ||
| ULN2803A/WB97A ULN2803A/WB97A |
The Absolute Maximum Operating Frequency specif | |||
| ULN2803A1 ULN2803A1 |
ST | DIP | N/A | Note: Stresses greater than those listed under |
| ULN2803AC ULN2803AC |
TOSHIBA | SOP18 | 05+ | The RM3183 contains two discrete ARINC 429 recei |
| ULN2803ADW ULN2803ADW |
Texas Instruments | 03+ | • The serial data address is 5. • 1/ | |
| ULN2803ADWG4 ULN2803ADWG4 |
Texas Instruments | The LPV511 is a micropower operational amplifier | ||
| ULN2803ADWR ULN2803ADWR |
Texas Instruments (VA) | SOP | 0427+ | sGENERAL DESCRIPTION The ULN2803ADWR is |
| ULN2803ADWRG4 ULN2803ADWRG4 |
Texas Instruments | SOP18 | 0628+ | The PICmicro family meets the specifications con |
| ULN2803AF ULN2803AF |
The ULN2803AF is a high speed 8x9 serial digital | |||
| ULN2803AFW ULN2803AFW |
Toshiba | 07+ | SO-18 72MM | The sensitivity of the chip is adjusted by changi |
| ULN2803AFW(LF) ULN2803AFW(LF) |
Timer counter 0 : 8-bit 1 (square-wave/8- | |||
| ULN2803AFWG ULN2803AFWG |
TOS | WSO-18 | 06+ | The Hynix HYM71V32735AT8 Series are Dual I |
| ULN2803AFWG(5ELM) ULN2803AFWG(5ELM) |
Operating voltage VCC: 2.4~5.5V Low power consum | |||
| ULN2803AFWG(5M) ULN2803AFWG(5M) |
||||
| ULN2803AFWG5ELM ULN2803AFWG5ELM |
† Stresses beyond those listed under absol | |||
| ULN2803AFWGLEADFREE ULN2803AFWGLEADFREE |
The UCC5630A is used in multi-mode active termin | |||
| ULN2803AG ULN2803AG |
TOSHIBA | DIP | 06+ | These parts are designed on an enhanced process |
| ULN2803AN ULN2803AN |
Texas Instruments | DIP-18 | N/A | Note 5: For the purpose of specifying deserialize |
| ULN2803ANE4 ULN2803ANE4 |
Texas Instruments | The OPA4684 provides a new level of performance | ||
| ULN2803AP ULN2803AP |
TOSHIBA | SOP | The DS2751 performs temperature, voltage, and cur | |
| ULN2803AP(M) ULN2803AP(M) |
The Conexant™ ULN2803AP(M) and ULN2803AP(M | |||
| ULN2803APG ULN2803APG |
This series of Zener diodes is packaged i | |||
| ULN2803AP-G ULN2803AP-G |
TOSH | 07+ | These dual comparators feature high gain, | |
| ULN2803APG(5M) ULN2803APG(5M) |
The Intersil ISL84541CISL84544 devices are preci | |||
| ULN2803APG(M) ULN2803APG(M) |
Features q Few external components q Frequency | |||
| ULN2803APG5M ULN2803APG5M |
TOSHIBA | 07+ | Figure 2 illustrates the address spaces which ar | |
| ULN2803APGLEADFREE ULN2803APGLEADFREE |
• High-speed access time: 20 ns • L | |||
| ULN2803APGM ULN2803APGM |
||||
| ULN2803A-SMD ULN2803A-SMD |
Note 2: All characteristics are measured with cap | |||
| ULN2803D ULN2803D |
An analog input connected to the RING (more nega | |||
| ULN2803ELW ULN2803ELW |
INITIALIZATION During the microprocessor | |||
| ULN2803L ULN2803L |
06+ | (Unless otherwise indicated, copies of the | ||
| ULN2803LB ULN2803LB |
ALLEGRO | 2007 | The MAX4580/MAX4590/MAX4600 dual analog switches | |
| ULN2803LM ULN2803LM |
ALLEGRO | . | 720 | Description Numeric, Right Hand DP Nume |
| ULN2803LN ULN2803LN |
UC | SMD | 03/+04+ | A block erase operation erases one of the devices |
| ULN2803LW ULN2803LW |
N/A | N/A | N/A | 2803 High-Voltage, High-Current Darlington Arrays |
| ULN2803LWTR ULN2803LWTR |
Indicates to the IA21140AF that access to the bus | |||
| ULN2803N ULN2803N |
ST | 99+ | The receive filter is a digital filter that meet | |
| ULN2803P ULN2803P |
TOS | 02+ | Within the cell, the four A inputs and the four | |
| ULN2803PA ULN2803PA |
N/A | N/A | N/A | The input thresholds can be globally configured |
| ULN2803R ULN2803R |
A | CDIP18 | 9118+ | Application software stored on the flash memory |
| ULN2803T/R ULN2803T/R |
A PCM CodecCFilter is used for digitizing | |||
| ULN2804 ULN2804 |
01 | 1. Package devices (8-pin SOP) have designation S | ||
| ULN2804A ULN2804A |
STMicroelectronics | PDIP18 | 08 | The DAC5662 has been specifically designed for a |
| ULN2804A/ ULN2804A/ |
ST | N/A | The MC74HC1G14 is a high speed CMOS invert | |
| ULN2804A1 ULN2804A1 |
ST | N/A | 7KH KDUGZDUH 5(6(7 SLQ WHUPLQDWHV DQ\ RSHUDWLRQ L | |
| ULN2804AFW ULN2804AFW |
Toshiba | 07+ | The MM74HC574 high speed octal D-type flip-flops | |
| ULN2804AFW(M) ULN2804AFW(M) |
System Considerations The power switching chara | |||
| ULN2804AFWG(5M) ULN2804AFWG(5M) |
Designed for automotive ignition applicat | |||
| ULN2804AG ULN2804AG |
TOSHIBA | Permanent device damage may occur if ABSOLUTE MA | ||
| ULN2804AN ULN2804AN |
TI | DIP-S18P | 6+ | The AD1958 has two DAC channels arranged as a st |
| ULN2804AP ULN2804AP |
Toshiba | tosh | dc05 | |
| ULN2804APG(5M) ULN2804APG(5M) |
Notes: 1. For max. or min. conditions, use appr | |||
| ULN2804JW ULN2804JW |
Notes: 1. Test conditions assume signal transiti | |||
| ULN2804LW ULN2804LW |
N/A | N/A | N/A | The 300C/W for the SOTC23 package assumes |
| ULN2804N ULN2804N |
The HT818D0 is a single chip LOG-PCM voice synt | |||
| ULN2804R ULN2804R |
SOP | 00+ | Accurate emulation of the COP444C COP424C and C | |
| ULN2805 ULN2805 |
ALLEGRO | DIP | Interrupt requests may be generated inter | |
| ULN2805A ULN2805A |
ST | 07+ | The HC4017 is a high speed silicon gate CMOS 5-s | |
| ULN2805A/ ULN2805A/ |
PnP Card Autoconfiguration Sequence Compliant S | |||
| ULN2805LW ULN2805LW |
Note 2: Absolute Maximum Ratings are values beyon | |||
| ULN2811A ULN2811A |
ALLEGRO | DIP | 特价热卖+03+04 | The Bay Linear LM2941 incorporates protection ag |
| ULN2813 ULN2813 |
ALLEGRO | 06+ | 27000 | NOTES: 1. Maximum Ratings apply to Case 8 |
| ULN2813A ULN2813A |
00+ | The Am29PDS322D offers fast page access time of | ||
| ULN2814 ULN2814 |
ECCP2/P2A are multiplexed with RC1 when CCP2MX i | |||
| ULN2814A ULN2814A |
ALLEGRO | DIP | The Current Transfer Ratio (CTR) ranges from 100 | |
| ULN2815 ULN2815 |
ALLEGRO | DIP | Parameter TOTAL DEVICE Storage Temp | |
| ULN2815A ULN2815A |
ALLEGRO | DIP | 03+ | FEATURES Meets SONET Requirements for Jitter Tr |
| ULN2815RBU ULN2815RBU |
These 10-bit flip-flops feature 3-state outputs | |||
| ULN2821A ULN2821A |
FRF = 915 MHz, PA is matched into 50 Ω FR | |||
| ULN2822LWD ULN2822LWD |
The Hynix HYM76V8755HGT8 Series are Dual I | |||
| ULN2823 ULN2823 |
ALLEGRO | 06+ | 1300 | Lower switching losses allow more cost-ef |
| ULN2823A ULN2823A |
ALLEGRO | DIP | N/A | The MAX4729/MAX4730 are available in small 6-pin |
| ULN2823LW ULN2823LW |
ALLEGRO | 00+ | SOP-16 | Allegro MicroSystems, Inc. reserves the right to |
| ULN2824 ULN2824 |
ALLEGRO | DIP | When used in the Long Frame Sync or Short | |
| ULN2824A ULN2824A |
ALLEJRO | DIP18 | 04+ | In operation, the output transistor is OF |
| ULN2824LW ULN2824LW |
Power supply: 3V /5V LCD driving voltage | |||
| ULN2825A ULN2825A |
all | all | dc90 | The serializer transmits serialized data and app |
| ULN2830A ULN2830A |
MOT | DIP | 99 | *1 : Under development *2 : If the one clock s |
| ULN2830AP ULN2830AP |
DS | 02+ | Notes: 1. All minimum and maximum specif | |
| ULN2845D1 ULN2845D1 |
ST | SOP-14 | 01+ | The NC7SZ08 is a single 2-Input AND Gate from Fa |
| ULN2916B ULN2916B |
ALLGEO | 0113+ | 115 | Both current generators may be driven using an o |
| ULN2916LB ULN2916LB |
The SLIC employs a feedback circuit to supply a | |||
| ULN2952B ULN2952B |
ALLEGRO | . | 5 | The HYM72V32M656B(L)T6 Series are 32Mx64bits Sync |
| ULN2952B-2 ULN2952B-2 |
ALLEGRO | . | 8 | The ADE77631 features proprietary ADCs and fixed |
| ULN2952B-2BU ULN2952B-2BU |
ALLEGRO | . | 1 | The bq2014 measures the voltage differential betw |
| ULN2981 ULN2981 |
Note 1: Absolute Maximum Ratings are those values | |||
| ULN2982 ULN2982 |
adjusted using two potentiometers. The DC voltag | |||
| ULN2987A ULN2987A |
Hynix HYMD264G726A(L)8M-M/K/H/L series is Low Pro | |||
| ULN2BISA ULN2BISA |
Input Filter: To facilitate the high output fast | |||
| ULN2L165E ULN2L165E |
TI | Differential output for the synthesizer. LVPECL | ||
| ULN3006S ULN3006S |
TI | TO-92 | 01+ | The ULN3006S series are highly precise, low noise |
| ULN3701ZV ULN3701ZV |
† Stresses beyond those listed under absol | |||
| ULN3702 ULN3702 |
ALLEGRO | TO220-5 | 04+ | teristics and internal reliability and qualifica |
| ULN3703 ULN3703 |
VIN and IIN refer to control inputs. VI, VO, II, | |||
| ULN3705 ULN3705 |
ST | DIP | Cathode-Anode Reverse Breakdown Voltage - VKA An | |
| ULN3705M ULN3705M |
N/A | N/A | N/A | Output Drive Capability: 15 LSTTL Loads & |
| ULN3718 ULN3718 |
The RF3315 is a high-efficiency GaAs Heterojunct | |||
| ULN3718M ULN3718M |
Allegro | DIP-8 | One clock should be held HIGH while counting wit | |
| ULN371BN ULN371BN |
ALLEGRO | DIP | 00+ | After application of the VCC supply, an initial |
| ULN3750B ULN3750B |
ALLEGRO | . | 1 | 8. CPD, measured per function, is used to determ |
| ULN3751BN ULN3751BN |
all | all | dc86 | |
| ULN3751Z ULN3751Z |
Allegro | 06+ | 33000 | SCSI-2 Active Termination High E |
| ULN3753B ULN3753B |
Digital VGA I & Q Demodulators Active Low P | |||
| ULN3755 ULN3755 |
Note 2: Electrical Table values apply only for fa | |||
| ULN3755B ULN3755B |
all | all | dc86 | The fixed 54 MHz clocking of the ADCs and datapa |
| ULN3755W ULN3755W |
ST | N/A | 02+ | nanoseconds at the processor pins, which translat |
| ULN3757B ULN3757B |
N/A | N/A | N/A | The PKG DC/DC power modules have an internal over |
| ULN3782 ULN3782 |
Unless otherwise specified, the following specif | |||
| ULN3782M ULN3782M |
ALLEGRO | DIP-8 | 00+ | Page Load Timer Status bit (DQ5). In the Page Wr |
| ULN3782N ULN3782N |
ULN | DIP | 8827 | 6. For data calls, Part 68 rules require silence |
| ULN3783 ULN3783 |
constructed in eight-pin, hermetic, dual-in-li | |||
| ULN3783M ULN3783M |
UC | DIP | 97 | Ringing is applied to the line by disconnecting p |
| ULN3783M/ ULN3783M/ |
The human voice is effective from a frequency ra | |||
| ULN3783N ULN3783N |
ALLEGRO | 84+ | ||
| ULN3784 ULN3784 |
Designed for WCCDMA base station applicat | |||
| ULN3784A ULN3784A |
ALLEGRO | . | 2500 | The design incorporates an input stage that simu |
| ULN3793 ULN3793 |
ALLEGRO | DIP | 06+ | The input/output pins (I/O0 through I/O31) are p |
| ULN3803 ULN3803 |
ALLEGRO | DIP/16 | Information contained in this publication regard | |
| ULN3803A ULN3803A |
ALLEGRO | DIP | Driving WENA LOW places the device in programma | |
| ULN3803A2A ULN3803A2A |
CARD DETECT 1 2 These signals provide for correct | |||
| ULN3803A-2B ULN3803A-2B |
ALLEGRO | . | 30 | Detector Circuits When DC bias is available, Sc |
| ULN3803A-3 ULN3803A-3 |
Output data valid signal. In the multiplexed mod | |||
| ULN3803A-3A ULN3803A-3A |
ALLEGRO | . | 17 | |
| ULN3803A-3B ULN3803A-3B |
ALLEGRO | . | 12 | The M divider divides the VCSO output frequency, |
| ULN3804 ULN3804 |
This IC is intended for two-way asynchronous co | |||
| ULN3804A-11 ULN3804A-11 |
ALLEGRO | Each ADC includes a front-end analog multiplexer | ||
| ULN3804A-21 ULN3804A-21 |
1.1 Scope. This specification covers the | |||
| ULN3804A-22 ULN3804A-22 |
ALLEGRO | DIP | If the user wants to program the board with a fi | |
| ULN3804A-31 ULN3804A-31 |
N/A | N/A | N/A | at its data outputs and the voltages tolerated a |
| ULN3804A-33 ULN3804A-33 |
Optimal frequency response for the ULN3804A-33 oc | |||
| ULN3808A-3 ULN3808A-3 |
The TMS28F400BZx is a 524 288 by 8-bit / 262 144 | |||
| ULN3809 ULN3809 |
ALLEGRO | 06+ | 24000 | • Operating temperature from - 55 C to + 1 |
| ULN3809A ULN3809A |
N/A | N/A | N/A | Reading from the device is accomplished by takin |
| ULN3810A ULN3810A |
ALLEGRO | . | 2 | Line Drivers are available for the HEDS-55xx/56x |
| ULN3812A ULN3812A |
87 | Note A: All data listed in the above graphs, exc | ||
| ULN3829 ULN3829 |
The XC2173 series are high frequency, low power | |||
| ULN3834 ULN3834 |
AMD FusionE86SM partners provide an array of pro | |||
| ULN3834A ULN3834A |
ALLEGRO | DIP | 03+ | The Functional Block Diagram on Page 1 shows the |
| ULN3834A-1 ULN3834A-1 |
ALLEGRO | DIP | Guaranteed Logic HIGH Level Guaranteed Logic LOW | |
| ULN3834A-2 ULN3834A-2 |
JAPAN | Notes: 1. For Max. or Min. conditions, use appr | ||
| ULN3838 ULN3838 |
Other inputs to the ULN3838 include a Watchdog D | |||
| ULN3838-1 ULN3838-1 |
TFK | DIP | 1998 | • Programmable Switch Mode Controller modu |
| ULN3838-1/-2 ULN3838-1/-2 |
Life Support Applications These NEC products a | |||
| ULN3838-2 ULN3838-2 |
ALLEGRO | . | 40 | While the AD8026 is internally short circuit pro |
| ULN3839 ULN3839 |
90% of Vcc MIN.; 10% of Vcc MAX. 15 pF is standa | |||
| ULN3839A ULN3839A |
FAIRCHILD | DIP | 99+ | NOTES: (1) Long-Term Input Offset Voltage Stabil |
| ULN3839A1 ULN3839A1 |
This MOSFET is an enhancement-mode silicon-gate | |||
| ULN3839A-1 ULN3839A-1 |
ALLEGRO | DIP | 03+ | • 80C51 based architecture • 4-Kbyt |
| ULN3839A-2 ULN3839A-2 |
ALLEGRO | DIP | NOTES: 1. Pins listed as LVTTL inputs will acce | |
| ULN3839A2B ULN3839A2B |
MOT | 99+ | 1780 | When read enable input RE is L, the contents of |
| ULN3839A-2B ULN3839A-2B |
mode 5: slow mode, CS inactive (high) between con | |||
| ULN3839R-2 ULN3839R-2 |
Start Watchdog Timer A high on this pin during | |||
| ULN383P ULN383P |
Up to 18-A Output Current 5-V Input Bus Wide-Ou | |||
| ULN3840 ULN3840 |
Notes: *All PIO signals are shared with o | |||
| ULN3840A ULN3840A |
ALLEGRO | DIP | Units shipped in the quarter reached 6.7 million, | |
| ULN3842 ULN3842 |
TI | DIP | 07+ | Enhanced N channel FET with no inherent diode to |
| ULN3842A ULN3842A |
ALLEGRO | DIP | FEATURES Class D/1-Bit Audio Power Output Stage | |
| ULN3845 ULN3845 |
TI | DIP | 07+ | This series of fixed-voltage monolithic integrat |
| ULN3845A ULN3845A |
PIN DESCRIPTION The PWM output of the swi | |||
| ULN3857A ULN3857A |
ALLEGRO | DIP | The HRPG series is a family of miniature panel | |
| ULN3859 ULN3859 |
ALLEGRO | DIP/18 | Designed for PCN and PCS base station app | |
| ULN3859A ULN3859A |
ULN | DIP-18 | DIP-18 | Note 2: Absolute Maximum Ratings indicate limits |
| ULN3862 ULN3862 |
ALLEGRO | 06+ | 12000 | If ISEL is high, then the I2C interface is activ |
| ULN3862A ULN3862A |
ALLEGRO | DIP | ||
| ULN3883 ULN3883 |
N/A | DIP18 | N/A | Stresses above these ratings may cause permanent |
| ULN3883A ULN3883A |
FAIRCHILD | DIP | 99+ | New B6HF bipolar technology, 25GHz fT Small out |
| ULN3889A ULN3889A |
ALLEGRO | . | 2500 | COL A, COL B (Pins 3, 14): These are the open col |
| ULN3939A-2 ULN3939A-2 |
TFK | DIP-16 | 91+ | High current sink/source 25 mA/25 mA Three exte |
| ULN3962A ULN3962A |
17 | 86+ | Open-drain output option in MAX 7000S devices P | |
| ULN4841 ULN4841 |
For proper activation of the output stages, it i | |||
| ULN5800L ULN5800L |
ST | N/A | 03+ | SYNC (Pin 4): Frequency Synchronization Pin. Inje |
| ULN5801A ULN5801A |
N/A | DIP | 04+ | Microcontroller architecture Memory mapping SF |
| ULN5801EP ULN5801EP |
The WP pin, in conjuction with a WPEN bit progra | |||
| ULN5804B ULN5804B |
TI | By providing external feedback, the IDT5V | ||
| ULN5810 ULN5810 |
06+ | 5000 | BIOS firmware is available for the | |
| ULN5810AF ULN5810AF |
06+ | 5000 | Package[1] A: 7.6 mm (0.3 inch) Single Digit Se | |
| ULN5812EPF ULN5812EPF |
ALLEGRO | PLCC | 02+ | Low-power dissipation Operating: 55 mW/MHz (typi |
| ULN5820 ULN5820 |
Thanks to the MDmesh MOSFET with a breakdown vo | |||
| ULN5821 ULN5821 |
Max. UnitsConditions CCCVVGS = 0V, ID = 25 | |||
| ULN5821A ULN5821A |
ST | DIP | Provides up to 8K-Address Matching System Provi | |
| ULN5841 ULN5841 |
N/A | N/A | N/A | |
| ULN5841A ULN5841A |
ALLEGRO | DIP | At 333 MHz (3.0 ns) core instruction rate, the A | |
| ULN5841LW ULN5841LW |
Application note briefly describing important fea | |||
| ULN5891LW ULN5891LW |
ALLEGRO | . | 10 | The 1N5333-5388B JEDEC registered series of axial |
| ULN5895EP ULN5895EP |
Heavy Load Applied Suddenly to Enabled Switch W | |||
| ULN58C20 ULN58C20 |
||||
| ULN58C21 ULN58C21 |
positive voltage reference ADC ground reference | |||
| ULN7003 ULN7003 |
ALLEGRO | DIP | N/A | |
| ULN7003A ULN7003A |
ALLEGRO | DIP | 05+ | The HEF4093B consists of four Schmitt-trigger ci |
| ULN7003LW ULN7003LW |
The DU (Dont Use) pin does not contribute to the | |||
| ULN7004A ULN7004A |
Note 11 Positive linearity error is defined as th | |||
| ULN8126 ULN8126 |
DIP | 100 | ||
| ULN8126A ULN8126A |
ALLEGRO | DIP | 03+ | Inside the SPT1175, reference resistors are plac |
| ULN8126L ULN8126L |
all | all | dc87 | H = HIGH Level (steady state), L = LOW Level (s |
| ULN8126LD ULN8126LD |
||||
| ULN8126R ULN8126R |
SPRAGUE | DIP | 01+ | An additional ST ROM contains all ST provided f |
| ULN8130 ULN8130 |
ALLEGRO | 06+ | 2000 | • HF signals that are input are sliced at |
| ULN8130A ULN8130A |
ALLEGRO | . | 5 | The layout of Figure 6 shows two 0.1µF dec |
| ULN8131 ULN8131 |
N/A | N/A | N/A | The AFEU processes an algorithm that is compatib |
| ULN8131A ULN8131A |
FAIRCHILD | DIP | 99+ | Letter symbols for impedance, admittances, two- |
| ULN8131LW ULN8131LW |
ALLEGRO | SOP-20 | PLL1 generates a frequency that is equal to the r | |
| ULN813LW ULN813LW |
SUMMARY DESCRIPTION These are system memory dev | |||
| ULN8160 ULN8160 |
TI | 03/04+ | The MPX53/MPXV53GC series silicon piezores | |
| ULN8160A ULN8160A |
ALLEGRO | DIP | Refer to Fig. 12 evaluation amplifier assembly d | |
| ULN8194 ULN8194 |
ALLEGRO | DIP/16 | HR300 converters use a constant frequency pulse- | |
| ULN8194A ULN8194A |
ALLEGRO | DIP | Reset Input. The RST input pin contains a Schmitt | |
| ULN8510A ULN8510A |
V(PACK) supply voltage must rise above start-up | |||
| ULN8901LB ULN8901LB |
ALLEGRO | ALLEGRO | 04+ | SSTs ATA-Disk Module (ADM) is a low cost, high p |
| ULN8914A ULN8914A |
ALLEGRO | DIP | The HD66764 is a common-driver LSI for systems w | |
| ULNZ003ANSR ULNZ003ANSR |
TEXAS | 00+ | SOP | The RC4700 incorporates all system contro |
© 2008 China Electronics Market,License 浙ICP备10014259号-9
